參數(shù)資料
型號: DP8440V
英文描述: DRAM Controller
中文描述: DRAM控制器
文件頁數(shù): 44/46頁
文件大?。?/td> 644K
代理商: DP8440V
13.0 Errata for DP8440/41
(Continued)
ERRATUM
Y
7
Both CS and ADS are sampled asynchronously to the clock,
consequently there should be no overlap in their assertion
unless an access is being attempted.
Recommended Fix
Avoid asserting CS and ADS simultaneously unless attempt-
ing a DRAM access.
Illegal Overlap of CS and ADS
TL/F/11718–47
44
相關(guān)PDF資料
PDF描述
DP8441
DP84412J DRAM Controller
DP84412N DRAM Controller
DP8441VLJ DRAM Controller
DP84422BN DRAM Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP8440V-40 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
DP8440VLJ-25 制造商:Rochester Electronics LLC 功能描述:- Bulk
DP8440VLJ-40 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
DP8441 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
DP84412J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller