參數(shù)資料
型號： DM93L34
文件頁數(shù)： 75/158頁
文件大?。?/td> 2668K
代理商： DM93L34
Switching Characteristics
V
CC
e a
5.0V, T
A
e a
25
§
C (See Section 1 for waveforms and load configurations)
C
L
e
15 pF
Symbol
Parameter
9338 (MIL)
DM9338 (COM)
Units
Min
Max
Min
Max
t
PLH
t
PHL
Propagation Delay
B
n
or C
n
to Z
n
40
35
13
18
40
35
ns
t
PLH
t
PHL
Propagation Delay
D
A
to Z
n
45
50
25
25
45
50
ns
t
PLH
t
PHL
Propagation Delay
CP to Z
n
35
30
18
13
35
30
ns
Functional Description
The 9338 8-bit multiple port register can be considered a 1-
bit slice of eight high speed working registers. Data can be
written into any one and read from any two of the eight
locations simultaneously. Master/slave operation eliminates
all race problems associated with simultaneous read/write
activity from the same location. When the clock input (CP) is
LOW data applied to the data input line (D
A
) enters the
selected master. This selection is accomplished by coding
the three write input select lines (A0–A2) appropriately.
Data is stored synchronously with the rising edge of the
clock pulse.
The information for each of the two slaved (output) latches
is selected by two sets of read address inputs (B0–B2 and
C0–C2). The information enters the slave while the clock is
HIGH and is stored while the clock is LOW. If Slave Enable
is LOW (SLE), the slave latches are continuously enabled.
The signals are available on the output pins (Z
B
and Z
C
).
The input bit selection and the two output bit selections can
be accomplished independently or simultaneously. The data
flows into the device, is demultiplexed according to the state
of the write address lines and is clocked into the selected
latch. The eight latches function as masters and store the
input data. The two output latches are slaves and hold the
data during the read operation. The state of each slave is
determined by the state of the master selected by its associ-
ated set of read address inputs.
The method of parallel expansion is shown inFigure a. One
9338 is needed for each bit of the required word length. The
read and write input lines should be connected in common
on all of the devices. This register configuration provides
two words of n-bits each at one time, where n devices are
connected in parallel.
Logic Symbol
TL/F/9794–2
V
CC
e
Pin 16
GND
e
Pin 8
TL/F/9794–4
FIGURE a. Parallel Expansion
3
相關(guān)PDF資料
PDF描述
DM9300
DM9322
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9638N 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368N LED Display Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM93L38 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Bit Multiple Port Register
DM93L38N 功能描述:寄存器 DISC BY MFG 7/03 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
DM93S41 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:4-Bit Arithmetic Logic Unit
DM93S41N 功能描述:算數(shù)邏輯單元 - ALU 4-Bit Arith Log Unit RoHS:否 制造商:ON Semiconductor 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:18 V 電源電壓-最小:3 V 封裝 / 箱體:SOIC-16 Wide 最大工作溫度:+ 125 C 封裝:Reel
DM93S43 制造商:NSC 制造商全稱:National Semiconductor 功能描述:4-BIT BY 2-BIT TWOS COMPLEMENT MULTIPLIER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*