- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9008F (Electronic Theatre Controls, Inc.) ISA/Plug & Play Super Ethernet Contoller PDF資料下載
參數(shù)資料
| 型號： | DM9008F |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | ISA/Plug & Play Super Ethernet Contoller |
| 中文描述： | 的ISA /插頭 |
| 文件頁數(shù)： | 48/68頁 |
| 文件大?。?/td> | 403K |
| 代理商： | DM9008F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
DM9008
ISA/Plug & Play Super Ethernet Contoller
48
Final
Version :DM9008-DS-F02
June 14, 2000
Link Integrity Function
In the absence of receive traffic, the twisted-pair receiver on
the chip can detect periodic link-integrity pulses. A link-integrity
pulse is a 100ns high signal with pre-distortion followed by a
return to idle. The chip provides a link-integrit reception
window, during which a link pulse is expected in the absence of
receive traffic. The link-integrity window nominally opens
6.5ms after the receipt of either a link-integrity pulse or the end
of a data frame. The window closes nominally 104ms after the
receipt of either a link-integrity pulse or the end of a data frame.
If a link pulse is received before the link-integrity reception
window opens, it is ignored. If no link-integrity pulse is received
while the link-integrity reception window is open, a link failure
occurs. The chip's transmit, loopback, and receive functions
are disabled. If a link-integrity pulse or receive traffic is
received while the link-integrity reception window is open, the
timers involved are reset. Once the TPMAU has detected a link
failure, one of two events must occur before TPMAU re-
enables transmission and reception of data:
1) Reception of two consecutive link-integrity pulses that
both fall within the link-integrity reception window and
are separated by at least a nominal 6.5ms.
2) Reception of a data packet from the twisted pair. With
either of these events, TPMAU enters a wait state and
continues to disable loopback, transmit and receive
functions.
This continues until TPMAU determines that there is no traffic
going in either the transmit or receive direction, at which time it
enters the idle state. TPMAU also transmits link-integrity
pulses to the transmit twisted-pair link. In the absence of
transmission traffic, a link-integrity pulse is transmitted at a
nominal rate of once per 16ms. Link-integrity pulses continue
to be transmitted when part of the chip is jabbed by the
watchdog timer, or when there is link-integrity failure.
Auto-Polarity Detection and Correction Functions
TPMAU can determine if the twisted-pair receiver has been
wired with polarity reversal. If so, TPMAU automatically
corrects for this error condition when the correction function is
enabled. When enabled and in the normal state, TPMAU
activates this function to determine if the receive wires are
reversed. TPMAU examines either an IDL pulse at the end of
each receive packet or a link pulse when the link integrity
function is enabled. It uses this information to sense the
polarity. If TPMAU determines that the incoming IDL pulse is of
the proper polarity, it remains in the normal state. If TPMAU
detects two consecutive reverse IDL pulses or four reverse link
pulses, it enters the reverse state. If TPMAU determines that
the polarity of the link is reversed, it internally corrects for the
polarity, ensuring that all subsequent packets sent to the AUI
have the correct polarity.
Automatic AUI and RJ45 Connector Selection
Functions
The chip provides the designer of a 10BASE-T Ethernet
interface card the ability to design a card without having to
provide a switch or jumper array that alternates between the
AUI and twisted-pair connections. The TPMAU provides
automatic
changeover
whenever
connection is changed.
the
external
cable
Power-Down Mode Function
The power-down function is ideal for embedded laptop
computer applications. In power-down mode, i.e., when
TPMAU is not selected, it pulls within 10
μ
A. When the device
is reactivated from power-down mode, normal transceiver
operation will resume after the 3.2ms calibration sequence is
completed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9081 | 10BASE-T Hub Controller |
| DM9081F | 10BASE-T Hub Controller |
| DM9095 | Twisted-Pair Medium Attachment Unit |
| DM9095L | Twisted-Pair Medium Attachment Unit |
| DM9102D | SINGLE CHIP FAST ETHEMET NIC CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9009CJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual 4-input NAND Gate |
| DM9009CN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual 4-input NAND Gate |
| DM9010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Ethernet Controller with General Processor Interface |
| DM9010_06 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Single Chip Ethernet Controller with General Processor Interface |
| DM9010B | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Single Chip Ethernet Controller With General Processor Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。