參數(shù)資料
型號: DM9008F
廠商: Electronic Theatre Controls, Inc.
英文描述: ISA/Plug & Play Super Ethernet Contoller
中文描述: 的ISA /插頭
文件頁數(shù): 14/68頁
文件大小: 403K
代理商: DM9008F
DM9008
ISA/Plug & Play Super Ethernet Contoller
14
Final
Version :DM9008-DS-F02
June 14, 2000
Interrupt Line Status Register
The logic value of DM9008's eight interrupt pins can be read in register 09H of ENC, page 2.
7
6
5
4
3
2
1
0
IRQ15
IRQ12
IRQ11
IRQ10
IRQ9
IRQ5
IRQ4
IRQ3
Bit
Symbol
Description
0 - 7
IRQ3-15
INTERRUPT LINE STATUS: The logic values of interrupt pins IRQ3-15
Interrupt Line Pull-Down Register
When any one of the eight bits in register 09H of ENC page 2 is set to one, the corresponding interrupt line will be pulled down to GND
with a resistor whose value is approximately 1K. All bits of this register are power-on low.
7
6
5
4
3
2
1
0
IRQPD15
IRQPD12
IRQPD11
IRQPD10
IRQPD9
IRQPD5
IRQPD4
IRQPD3
Bit
Symbol
Description
0 - 7
IRQPD3-15
INTERRUPT LINE PULL-DOWN: When one, enables the interrupt line to be pulled down
with 1K resistor
Boot ROM Page Register
The boot ROM page register can be read or written in register 0AH of ENC page 2.
All bits of this register are power-on low.
7
6
5
4
3
2
1
0
XMA8
XMA7
XMA6
XMA5
XMA4
XMA3
XMA2
XMA1
Bit
Symbol
Description
0 - 7
XMA1-8
BOOT ROM PAGE ADDRESS: When boot ROM is read by host, the value of this register will
be indicated by MEMORY ADDRESS PA0-7
相關(guān)PDF資料
PDF描述
DM9081 10BASE-T Hub Controller
DM9081F 10BASE-T Hub Controller
DM9095 Twisted-Pair Medium Attachment Unit
DM9095L Twisted-Pair Medium Attachment Unit
DM9102D SINGLE CHIP FAST ETHEMET NIC CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM9009CJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual 4-input NAND Gate
DM9009CN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual 4-input NAND Gate
DM9010 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Ethernet Controller with General Processor Interface
DM9010_06 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Single Chip Ethernet Controller with General Processor Interface
DM9010B 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Single Chip Ethernet Controller With General Processor Interface