參數(shù)資料
型號: DM9000AE
廠商: Electronic Theatre Controls, Inc.
英文描述: Ethernet Controller with General Processor Interface
中文描述: 以太網(wǎng)控制器與通用處理器接口
文件頁數(shù): 10/56頁
文件大?。?/td> 1744K
代理商: DM9000AE
DM9000A
Ethernet Controller with General Processor Interface
Preliminary datasheet
Version: DM9000A-DS-P03
Apr. 21, 2005
10
5. Pin Description
I = Input
# = asserted low
O = Output
I/O = Input/Output
PD = internal pull-low about 60K
O/D = Open Drain
P = Power
5.1 Processor Interface
Pin No.
Pin Name
Type
Description
35
IOR#
I,PD
Processor Read Command
This pin is low active at default, its polarity can be modified by EEPROM setting.
See the EEPROM content description for detail
Processor Write Command
This pin is low active at default, its polarity can be modified by EEPROM setting.
See the EEPROM content description for detail
Chip Select
A default low active signal used to select the DM9000A. Its polarity can be
modified by EEPROM setting. See the EEPROM content description for detail.
Command Type
When high, the access of this command cycle is DATA port
When low, the access of this command cycle is INDEX port
Interrupt Request
This pin is high active at default, its polarity can be modified by EEPROM
setting or by strap pin EECK. See the EEPROM content description for
detail
Processor Data Bus bit 0~7
36
IOW#
I,PD
37
CS#
I,PD
32
CMD
I,PD
34
INT
O,PD
18,17,16,1
4,13,12,11
,10
SD0~7
I/O,PD
31,29,28,2
7,26,25,24
,22
SD8~15
I/O,PD
Processor Data Bus bit 8~15
In 16-bit mode, these pins act as the processor data bus bit 8~15;
When EECS pin is pulled high , they have other definitions. See 8-bit mode pin
description for details.
5.1.1 8-bit mode pins
Pin No.
Pin Name
Type
O,PD Issue a wake up signal when wake up event happens
Full-duplex LED
In LED mode 1, Its low output indicates that the internal PHY is operated
in full-duplex mode, or it is floating for the half-duplex mode of the
internal PHY
In LED mode 0, Its low output indicates that the internal PHY is operated
in 10M mode, or it is floating for the 100M mode of the internal PHY
Note: LED mode is defined in EEPROM setting.
General Purpose output pins:
These pins are output only for general purpose that are configured by
register 1Fh.
GP6 pin also act as trap pin for the INT output type.
When GP6 is pulled high, the INT is Open-Drain output type;
Otherwise it is force output type.
Description
22
WAKE
24
LED3
O,PD
25,26,27
GP6~4
O,PD
相關(guān)PDF資料
PDF描述
DM9000AEP Ethernet Controller with General Processor Interface
DM9000 ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY
DM9000E ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY
DM9006CJ Gate Expander
DM9006CN Gate Expander
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM9000AEP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:網(wǎng)絡(luò)接口電路
DM9000B 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller With General Processor Interface
DM9000B_12 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller With General Processor Interface
DM9000BE 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Ethernet Controller with General Processor Interface
DM9000BEP 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 48LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 48LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 48LQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:3.135V; Supply Voltage Max:3.465V; Digital IC Case Style:LQFP; No. of Pins:48; Interface Type:MII; Operating Temperature Min:0C; ;RoHS Compliant: Yes