參數(shù)資料
型號(hào): DLP-HS-FPGA3
廠商: DLP Design Inc
文件頁數(shù): 18/18頁
文件大?。?/td> 0K
描述: MODULE USB-TO-FPGA SPARTAN 3A
標(biāo)準(zhǔn)包裝: 1
系列: FPGA
模塊/板類型: FPGA 模塊
適用于相關(guān)產(chǎn)品: USB
其它名稱: 813-1036
Rev. 1.1 (April 2012)
9
DLP Design, Inc.
Command Packets
Command
Packet
Description
Byte
Hex
Value
Return/Comments
Ping
Issues Ping
0
0x00
Ping Command - 0x56 will be returned indicating that
the DLP-HS-FPGA3 is found on the selected port.
Read
Version/
Status
Accesses
the internal
version/
status
registers
0
0x10
Read Version/Status Registers Command
1
0xnn
Register Address: 0xnn =
0x00 = Board ID (0x30 = Production PCB)
0x01 = FPGA Type ID : 0x6A = XC3S1400A
0x02 = Design Version ID 1 (Design Month)
0x03 = Design Version ID 2 (Design Day)
0x04 = Design Version ID 3 (Design Year)
0x05 = Design Version ID 4 (Design Version)
0x06 = DDR2 Status: 0x00 = Not Initialized
0x01 = Initialized
Loopback
Returns the
data byte
received
0
0x20
Loopback Command
1
0xnn
The byte sent to the DLP-HS-FPGA3 (0xnn) will be
returned back.
Loopback
Compliment
Returns the
compliment
of data byte
received
0
0x21
Loopback Compliment Command
1
0xnn
The byte sent to the DLP-HS-FPGA3 (0xnn) will be
complimented and returned back.
Read Pin
Reads the
state of one
of the user
I/O pins
0
0x30
Read Pin Command
1
0x00
0x3E
The user I/O pin numbers are described in Table 2.
User I/O pin 0xnn is read and returns:
0x00 = User I/O pin 0xnn is low
0x01 = User I/O pin 0xnn is high
Clear Pin
Forces the
selected
user I/O pin
low
0
0x40
Clear Pin Command
1
0x00
0x3E
The user I/O pin numbers are described in Table 2.
User I/O pin 0xnn is cleared. The specified user I/O
number is returned.
Set Pin
Forces the
selected
user I/O pin
high
0
0x41
Set Pin Command
1
0x00
0x3E
The user I/O pin numbers are described in Table 2.
User I/O pin 0xnn is set. The specified user I/O number
is returned.
Initialize
Memory
Initializes
DDR2
SDRAM
0
0x70
The Initialize Memory Command configures the DDR2
SDRAM for access by the FPGA. The memory cannot
be accessed without being initialized.
IMPORTANT NOTE ON DDR2 SDRAM DATA ACCESS:
Writes and reads made to and from the DDR2 SDRAM using the reference design on the
DLP-HS-FPGA3 module are always performed 4 bytes at a time due to the fact that the device is
configured for a burst length of four. What this means is that Column Address Bits 0 and 1 only
change the order of the read or write bytes; they still refer to the same 4 bytes. Therefore, to
increment the DDR2 SDRAM address for consecutive memory locations, the column address must be
incremented by 4.
Incrementing the column address by anything less than 4 simply changes the order in which the 4
bytes specified by Column Address 9:3 are written to the memory or returned to the user.
相關(guān)PDF資料
PDF描述
DP83848CVVX/NOPB TXRX ETHERNET PHYTER 48LQFP
DP83848HSQ/NOPB IC TXRX ETHERNET PHYTER 40-LLP
DP83848YB/NOPB IC TXRX ETHERNET PHYTERA 48-LQFP
DRM4000-N00-232 DRM 4000 MODULE
DRM4000L-N00-232 MODULE DEAD RECKONING RS-232
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DLP-HS-FPGA-A 功能描述:FPGA Embedded Module Spartan-3A, XC3S200A FT2232H 66MHz 32MB 制造商:dlp design inc. 系列:FPGA 零件狀態(tài):有效 模塊/板類型:FPGA,USB ?? 核心處理器:Spartan-3A,XC3S200A 協(xié)處理器:FT2232H 速度:66MHz 閃存大小:- RAM 容量:32Mb 連接器類型:USB - B,引腳接頭 大小/尺寸:3" x 1.2"(76.2mm x 30.5mm) 工作溫度:0°C ~ 70°C 標(biāo)準(zhǔn)包裝:1
DLP-IO14 功能描述:數(shù)據(jù)記錄與采集 14-Channel Data-Acq Module RoHS:否 制造商:Lantronix 描述/功能:Analog device server 顯示器類型:None 電流額定值:
DLP-IO16 功能描述:界面模塊 USB/Micro Dev Board RoHS:否 制造商:4D Systems 產(chǎn)品:Serial Converters 通道/端口數(shù)量: 數(shù)據(jù)速率: 接口類型:USB, UART 工作電源電壓:3.3 V, 5 V 最大工作溫度:
DLP-IO20 功能描述:數(shù)據(jù)記錄與采集 USB-BASED 20-CHANNEL DATA ACQUISITION MOD RoHS:否 制造商:Lantronix 描述/功能:Analog device server 顯示器類型:None 電流額定值:
DLP-IO26 功能描述:開發(fā)板和工具包 - PIC / DSPIC USB/Micro Dev Board RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓: