- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17057 > DEMO56F8014-EE (Freescale Semiconductor)BOARD DEMO FOR 56F8014 PDF資料下載
參數(shù)資料
| 型號： | DEMO56F8014-EE |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 105/124頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DEMO FOR 56F8014 |
| 標準包裝： | 1 |
| 類型： | MCU |
| 適用于相關產品： | 56F8014 |
| 所含物品： | 板，線纜，CD，電源 |
| 配用： | APMOTOR56F8000E-ND - KIT DEMO MOTOR CTRL SYSTEM |
| 相關產品： | MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
Clocks
56F8014 Technical Data, Rev. 11
Freescale Semiconductor
81
6.7 Clocks
The memory, peripheral and core clocks all operate at the same frequency (32MHz max) with the
exception of the TMR and PWM peripheral clocks, which have the option (using TCR and PCR) to operate
three times faster. The SIM is responsible for stalling individual clocks as a response to various hold-off
requests, low power modes, and other configuration parameters. The SIM has access to the following
signals from the OCCS module:
While the SIM generates the ADC peripheral clock in the same way it generates all other peripheral clocks,
the ADC standby and conversion clocks are generated by a direct interface between the ADC and the
OCCS module.
Figure 6-16 illustrates clock relationships to one another and to the various resets as the device comes out
of reset. RST is assumed to be the logical AND of all active-low system resets (for example, POR, external
reset, COP and Software reset). In the 56F8014 architecture, this signal will be stretched by the SIM for a
period of time (up to 96 MSTR_OSC clock cycles, depending upon the status of the POR) to create the
clock generation reset signal (CLKGEN_RST). The SIM should deassert CLKGEN_RST synchronously
with the negative edge of OSC_CLK in order to avoid skew problems. CLKGEN_RST is delayed 32
SYS_CLK cycles to create the peripheral reset signal (PERIP_RST). PERIP_RST is then delayed by 32
SYS_CLK cycles to create CORE_RST. Both PERIP_RST and CORE_RST should be released on the
negative edge of SYS_CLK_D as shown. This phased releasing of system resets is necessary to give some
peripherals (for example, the Flash interface unit) set-up time prior to the 56800E core becoming active.
MSTR_OSC
This comes from the input clock source mux of the OCCS. It is the output of the relaxation
oscillator or the external clock source, depending on PRECS. It is not guaranteed to be at
50% duty cycle (+ or - 10% can probably be assumed for design purposes). This clock runs
continuously, even during reset and is used for reset generation.
HS_PERF
The PLL multiplies the MSTR_OSC by 24, to a maximum of 192MHz. The ZSRC field in
OCCS selects the active source to be the PLL. This is divided by 2 and postscaled to
produce this maximum 96MHz clock. It is used without further division to produce the
high-speed (3x system bus rate) variants of the Quad Timer and PWM peripheral clocks.
This clock is disabled when ZSRC is selecting MSTR_OSC.
SYS_CLK_x2
The PLL can multiply the MSTR_OSC by 24, to a maximum of 192MHz. When the PLL is
selected by the OCCS ZSRC field, the PLL is divided by three and postscaled to produce
this maximum 64MHz clock. When MSTR_OSC is selected by the OCCS ZSRC field,
MSTR_OSC feeds SYS_CLK_x2 directly. The SIM takes this clock and divides it by two to
generate all the normal (1x system bus rate) peripheral and system clocks.
相關PDF資料 |
PDF描述 |
|---|---|
| 0210490222 | CABLE JUMPER 1.25MM .152M 16POS |
| EVAL-AD7795EBZ | BOARD EVAL FOR AD7795 |
| VI-B1V-EY | CONVERTER MOD DC/DC 5.8V 50W |
| VI-B1W-EY | CONVERTER MOD DC/DC 5.5V 50W |
| MIC2016-1.2YM6 TR | IC DISTRIBUTION SW 1.2A SOT23-6 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DEMO90121DA | 功能描述:KIT DEMO RFID DOOR ACCESS RoHS:是 類別:RF/IF 和 RFID >> 過時/停產零件編號 系列:- 標準包裝:1 系列:- 類型:用于 200/300 系列的歐盟開發(fā)套件 適用于相關產品:Zensys RF 模塊 所含物品:開發(fā)板，模塊，編程器，軟件，線纜，電源 其它名稱:703-1019Q3225667 |
| DEMO90121LR | 功能描述:KIT DEMO LONG RANGE READER RoHS:是 類別:RF/IF 和 RFID >> RFID 評估和開發(fā)套件及電路板 系列:- 產品培訓模塊:M24LR64 Dual Interface EEPROM 標準包裝:1 系列:- 類型:讀取器模塊 頻率:13.56MHz 適用于相關產品:M24LR-64-R 已供物品:2 根基準天線，I2C 和 RFID 讀取器，樣品 其它名稱:497-10480 |
| DEMO908AP64 | 功能描述:開發(fā)板和工具包 - S08 / S12 MC68HC908AP64 DEMO BRD RoHS:否 產品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO908AP64E | 功能描述:開發(fā)板和工具包 - S08 / S12 MC68HC908AP64 Demo Board RoHS:否 產品:Development Kits 工具用于評估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor |
| DEMO908AP64QSG | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DEMO908AP64 Quick Start Guide |
發(fā)布緊急采購，3分鐘左右您將得到回復。