參數(shù)資料
型號(hào): DEMO56F8014-EE
廠商: Freescale Semiconductor
文件頁數(shù): 100/124頁
文件大小: 0K
描述: BOARD DEMO FOR 56F8014
標(biāo)準(zhǔn)包裝: 1
類型: MCU
適用于相關(guān)產(chǎn)品: 56F8014
所含物品: 板,線纜,CD,電源
配用: APMOTOR56F8000E-ND - KIT DEMO MOTOR CTRL SYSTEM
相關(guān)產(chǎn)品: MC56F8014VFAE-ND - IC DIGITAL SIGNAL CTRLR 32-LQFP
Clock Generation Overview
56F8014 Technical Data, Rev. 11
Freescale Semiconductor
77
Figure 6-14 I/O Short Address Location Low Register (SIM_IOSALO)
6.3.10.3
Input/Output Short Address Location (ISAL[21:6])—Bit 15–0
This field represents the lower 16 address bits of the “hard coded” I/O short address.
6.4 Clock Generation Overview
The SIM uses master clocks, 2X system clock at a maximum of 64 MHz, from the OCCS module to
produce the peripheral and system (core and memory) clocks at a maximum of 32 MHz. It divides the
master clock by two and gates it with appropriate power mode and clock gating controls. The high speed
peripheral clock input from OCCS operates at three times the system clock for PWM and Quad Timer
module at a maximum of 96 MHz.
The OCCS configuration controls the operating frequency of the SIM’s master clocks. In the OCCS, either
an external clock or the relaxation oscillator can be selected as the master clock source (MSTR_OSC).
When selected, the relaxation oscillator can be operated at full speed (8 MHz), standby speed (200 kHz),
or powered down. An 8 MHz clock can be multiplied to 192 MHz using the PLL and postscaled to provide
a variety of high speed clock rates. Either the postscaled PLL output or the input clock of the PLL signal
can be selected to produce the master clocks to the SIM. When the PLL is not selected, the high speed
peripheral clock is disabled and the 2x system clock is the input clock from either the internal relaxation
oscillator or from an external clock source.
In combination with the OCCS module, the SIM provides power modes (see Section 6.5), clock enables
(SIM_PCE register, CLK_DIS, ONCE_EBL), and clock rate controls (TCR, PCR) to provide flexible
control of clocking and power utilization. The SIM’s clock enable controls can be used to disable
individual clocks when not needed. The clock rate controls enable the high speed clocking option for the
Timer channels and PWM but require the PLL to be on and selected. Refer to the 56F801X Peripheral
Reference Manual for further details.
6.5 Power-Down Modes
The 56F8014 operates in one of five Power-Down modes, as shown in Table 6-3
.
Base + $E
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
ISAL[21:6]
Write
RESET
11111
1
Table 6-3 Clock Operation in Power-Down Modes
Mode
Core Clocks
Peripheral Clocks
Description
Run
Core and memory
clocks disabled
Peripheral clocks
enabled
Device is fully functional
相關(guān)PDF資料
PDF描述
0210490222 CABLE JUMPER 1.25MM .152M 16POS
EVAL-AD7795EBZ BOARD EVAL FOR AD7795
VI-B1V-EY CONVERTER MOD DC/DC 5.8V 50W
VI-B1W-EY CONVERTER MOD DC/DC 5.5V 50W
MIC2016-1.2YM6 TR IC DISTRIBUTION SW 1.2A SOT23-6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DEMO90121DA 功能描述:KIT DEMO RFID DOOR ACCESS RoHS:是 類別:RF/IF 和 RFID >> 過時(shí)/停產(chǎn)零件編號(hào) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:用于 200/300 系列的歐盟開發(fā)套件 適用于相關(guān)產(chǎn)品:Zensys RF 模塊 所含物品:開發(fā)板,模塊,編程器,軟件,線纜,電源 其它名稱:703-1019Q3225667
DEMO90121LR 功能描述:KIT DEMO LONG RANGE READER RoHS:是 類別:RF/IF 和 RFID >> RFID 評(píng)估和開發(fā)套件及電路板 系列:- 產(chǎn)品培訓(xùn)模塊:M24LR64 Dual Interface EEPROM 標(biāo)準(zhǔn)包裝:1 系列:- 類型:讀取器模塊 頻率:13.56MHz 適用于相關(guān)產(chǎn)品:M24LR-64-R 已供物品:2 根基準(zhǔn)天線,I2C 和 RFID 讀取器,樣品 其它名稱:497-10480
DEMO908AP64 功能描述:開發(fā)板和工具包 - S08 / S12 MC68HC908AP64 DEMO BRD RoHS:否 產(chǎn)品:Development Kits 工具用于評(píng)估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor
DEMO908AP64E 功能描述:開發(fā)板和工具包 - S08 / S12 MC68HC908AP64 Demo Board RoHS:否 產(chǎn)品:Development Kits 工具用于評(píng)估:MC9S12G128 核心:S12 接口類型:CAN, LIN, RS-232, USB 工作電源電壓:5 V 制造商:Freescale Semiconductor
DEMO908AP64QSG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DEMO908AP64 Quick Start Guide