- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376595 > DD28F032SA-100 (INTEL CORP) 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | DD28F032SA-100 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile MEMORY |
| 中文描述： | 4M X 8 FLASH 12V PROM, 100 ns, PDSO56 |
| 封裝： | 14 X 20 MM, 1.20 MM HEIGHT, TSOP-56 |
| 文件頁(yè)數(shù)： | 40/49頁(yè) |
| 文件大?。?/td> | 1402K |
| 代理商： | DD28F032SA-100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)
DD28F032SA
E
40
V
V
WE# (W)
OE# (G)
RP# (P)
VPP
CEx#(E)
(V)
DEEP
POWER-DOWN
IH
IL
V
V
IH
IL
V
V
IH
IL
ADDRESSES (A)
tAVAV
tEHAX
tEHWH
WLEL
t
tEHDX
EHEL
t
V
V
IH
IL
tELEH
tDVEH
VIH
IL
V
VIH
VIL
PHEL
t
HIGH Z
IN
D
DIN
IN
A
t
tQVVL
DIN
IL
V
IH
V
PPH
V
PPL
V
tVPEH
READ EXTENDED
STATUS REGISTER DATA
DATA (D/Q)
EHQV1,2
WRITE DATA-WRITE OR
ERASE SETUP COMMAND
WRITE VALID ADDRESS
& DATA (DATA-WRITE) OR
ERASE CONFIRM COMMAND
AUTOMATED DATA-WRITE
OR ERASE DELAY
V
V
RY/BY# (R)
tEHRL
tEHGL
OH
OL
VIH
IL
ADDRESSV
tAVAV
AVEH
t
tEHAX
IN
A
READ COMPATIBLE
STATUS REGISTER DATA
DIN
WRITE READ EXTENDED
REGISTER COMMAND
A=RA
NOTE 1
NOTE 2
NOTE 3
NOTE 4
DOUT
AVEH
t
tRHPL
tGHEL
NOTE 5
0490_15
NOTES:
1. This address string depicts data program/block erase cycles with corresponding verification via ESRD.
2. This address string depicts data program/block erase cycles with corresponding verification via CSRD.
3. This cycle is invalid when using CSRD for verification during data program/block erase operations.
4. For 28F016SA No. 1:CE
X
# is defined as the latter of CE
0
# or CE
1
# going low, or the first of CE
0
# or CE
1
# going high.
For 28F016SA No. 2: CE
X
# is defined as the latter of CE
0
# or CE
2
# going low, or the first of CE
0
# or CE
2
# going high.
5. RP# low transition is only to show t
RHPL
; not valid for above Read and Write cycles.
Figure 15. Alternate AC Waveforms for Command Write Operations
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DD28F032SA-150 | 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| DD28F032SA100 | x8/x16 Flash EEPROM |
| DD28F032SA70 | x8/x16 Flash EEPROM |
| DD28F032SA | 32-Mbit (2 Mbit x 16,4 Mbit x 8) FlashFile Memory(32-M位 (2 M位 x 16,4 M位 x 8) FlashFile存儲(chǔ)器) |
| DD311A | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DD28F032SA-150 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| DD28F032SA70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
| DD28F032SA-70 | 制造商:Intel 功能描述:4M X 8 FLASH 3V PROM, 70 ns, 56 Pin Plastic SMT |
| D-D2A | 制造商:Leach International Corporation 功能描述:LATCHING RELAY - Bulk |
| DD2-B0-24-415-1G2-C | 制造商:Carling Technologies 功能描述:D-SERIES CIRCUIT BREAKER - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。