- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄17066 > DC745A (Linear Technology)BOARD DELTA SIGMA ADC LTC2433-1 PDF資料下載
參數(shù)資料
| 型號(hào)： | DC745A |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 24/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2433-1 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC745A Design File DC745A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 6.8 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2433-1 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2433-1IMS#PBF-ND - IC ADC DIFF 16BIT 3WIRE 10-MSOP LTC2433-1CMS#TRPBF-ND - IC ADC DIFF 16BIT 3WIRE 10-MSOP LTC2433-1IMS#TRPBF-ND - IC ADC DIFF 16BIT 3WIRE 10-MSOP LTC2433-1CMS#PBF-ND - IC ADC DIFF 16BIT 3WIRE 10-MSOP LTC2433-1IMS#TR-ND - IC CONV A/D 16BIT DIFF 10-MSOP LTC2433-1CMS#TR-ND - IC CONV A/D 16BIT DIFF 10-MSOP LTC2433-1IMS-ND - IC CONV A/D 16BIT DIFF 10-MSOP LTC2433-1CMS-ND - IC ADC DIFF 16BIT 3WIRE 10-MSOP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
LTC2433-1
5
24331fa
Note 9: The converter is in internal SCK mode of operation such that
the SCK pin is used as digital output. In this mode of operation the
SCK pin has a total equivalent load capacitance CLOAD = 20pF.
Note 10: The external oscillator is connected to the FO pin. The external
oscillator frequency, fEOSC, is expressed in kHz.
Note 11: The converter uses the internal oscillator.
FO = 0V.
Note 12: 1.45
V RMS noise is independent of VREF. Since the noise
performance is limited by the quantization, lowering VREF improves the
effective resolution.
Note 13: Guaranteed by design and test correlation.
Note 14: The low sleep mode current is valid only when CS is high.
Note 15: These parameters are guaranteed by design over the full
supply and temperature range. Automated testing procedures are
limited by the LSB step size (VREF/65,536).
Note 1: Absolute Maximum Ratings are those values beyond which the
life of the device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: VCC = 2.7V to 5.5V unless otherwise specified.
VREF = REF
+ – REF–, VREFCM = (REF+ + REF–)/2; VIN = IN+ – IN–,
VINCM = (IN+ + IN–)/2.
Note 4: FO pin tied to GND or to an external conversion clock source
with fEOSC = 139,800Hz unless otherwise specified.
Note 5: Guaranteed by design, not subject to test.
Note 6: Integral nonlinearity is defined as the deviation of a code from
a precise analog input voltage. Maximum specifications are limited by
the LSB step size (VREF/216) and the single shot measurement. Typical
specifications are measured from the center of the quantization band.
Note 7: FO = GND (internal oscillator) or fEOSC = 139,800Hz ±2%
(external oscillator).
Note 8: The converter is in external SCK mode of operation such that
the SCK pin is used as digital input. The frequency of the clock signal
driving SCK during the data output is fESCK and is expressed in kHz.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fEOSC
External Oscillator Frequency Range
q
2.56
2000
kHz
tHEO
External Oscillator High Period
q
0.25
390
s
tLEO
External Oscillator Low Period
q
0.25
390
s
tCONV
Conversion Time
FO = 0V
q
143.8
146.7
149.6
ms
External Oscillator (Note 10)
q
20510/fEOSC (in kHz)
ms
fISCK
Internal SCK Frequency
Internal Oscillator (Note 9)
17.5
kHz
External Oscillator (Notes 9, 10)
fEOSC/8
kHz
DISCK
Internal SCK Duty Cycle
(Note 9)
q
45
55
%
fESCK
External SCK Frequency Range
(Note 8)
q
2000
kHz
tLESCK
External SCK Low Period
(Note 8)
q
250
ns
tHESCK
External SCK High Period
(Note 8)
q
250
ns
tDOUT_ISCK
Internal SCK 19-Bit Data Output Time
Internal Oscillator (Notes 9, 11)
q
1.06
1.09
1.11
ms
External Oscillator (Notes 9, 10)
q
152/fEOSC (in kHz)
ms
tDOUT_ESCK
External SCK 19-Bit Data Output Time
(Note 8)
q
19/fESCK (in kHz)
ms
t1
CS
↓ to SDO Low Z
q
0
200
ns
t2
CS
↑ to SDO High Z
q
0
200
ns
t3
CS
↓ to SCK ↓
(Note 9)
q
0
200
ns
t4
CS
↓ to SCK ↑
(Note 8)
q
50
ns
tKQMAX
SCK
↓ to SDO Valid
q
220
ns
tKQMIN
SDO Hold After SCK
↓
(Note 5)
q
15
ns
t5
SCK Set-Up Before CS
↓
q
50
ns
t6
SCK Hold After CS
↓
q
50
ns
The q denotes specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 3)
TI I G CHARACTERISTICS
U
W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RMM08DRXS | CONN EDGECARD 16POS DIP .156 SLD |
| SC75B-100 | INDUCTOR SMD 10UH 2.30A 2.52MHZ |
| RBM11DRAH | CONN EDGECARD 22POS R/A .156 SLD |
| CI160808-12NJ | INDUCTOR 12NH 300MA SMD |
| 0210490986 | CABLE JUMPER 1.25MM .030M 29POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC746A | 功能描述:BOARD DELTA SIGMA ADC LTC2412 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC74HC259 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:High Speed CMOS Logic 8-Bit Addressable Latch |
| DC-750 | 制造商:Bivar 功能描述:CARD GUIDE DEEP 7.5" 0.08" BK |
| DC-750-102 | 制造商:Bivar 功能描述:CARD GUIDE DEEP 7.5" 0.102" BK |
| DC-750-102-CI | 制造商:Bivar 功能描述:CARD GUIDE INSERT 7.5" 0.102" BK |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。