monitor" />
參數(shù)資料
型號(hào): DC1562A-K
廠商: Linear Technology
文件頁數(shù): 7/26頁
文件大?。?/td> 0K
描述: BOARD EVAL LTC6994-1
設(shè)計(jì)資源: DC1562A Design Files
DC1562A Schematic
特色產(chǎn)品: TimerBlox?
標(biāo)準(zhǔn)包裝: 1
系列: TimerBlox®
主要目的: 定時(shí),延遲線路
嵌入式:
已用 IC / 零件: LTC6994-1
主要屬性: 100ms 下降沿延遲
次要屬性: 2.25 V ~ 5.5 V 電源
已供物品:
LTC6994-1/LTC6994-2
15
699412fb
operaTion
Changing DIVCODE After Start-Up
Following start-up, the A/D converter will continue
monitoring VDIV for changes. Changes to DIVCODE will
be recognized slowly, as the LTC6994 places a priority on
eliminating any “wandering” in the DIVCODE. The typical
delay depends on the difference between the old and
new DIVCODE settings and is proportional to the master
oscillator period.
tDIVCODE = 16 (DIVCODE + 6) tMASTER
A change in DIVCODE will not be recognized until it is
stable, and will not pass through intermediate codes. A
digital filter is used to guarantee the DIVCODE has settled
to a new value before making changes to the output. How-
ever, if the delay timing is active during the transition, the
actual delay can take on a value between the two settings.
Start-Up Time
When power is first applied, the power-on reset (POR)
circuit will initiate the start-up time, tSTART. The OUT pin
is held low during this time and the IN pin has no control
over the output. The typical value for tSTART ranges from
0.5msto8msdependingonthemasteroscillatorfrequency
(independent of NDIV):
tSTART(TYP) = 500 tMASTER
During start-up, the DIV pin A/D converter must determine
the correct DIVCODE before the LTC6994 can respond
to an input. The start-up time may increase if the supply
or DIV pin voltages are not stable. For this reason, it is
recommended to minimize the capacitance on the DIV
pin so it will properly track V+. Less than 100pF will not
extend the start-up time.
At the end of tSTART the DIVCODE and IN pin settings are
recognized, and the state of the IN pin is transferred to the
output (without additional delay). If IN is high at the end of
tSTART, OUT will go high. Otherwise OUT will remain low.
The LTC6994-2 with POL = 1 is the exception because it
inverts the signal. At this point, the LTC6994 is ready to
respond to rising/falling edges on the input.
DIV
500mV/DIV
IN
2V/DIV
OUT
2V/DIV
LTC6994-1
V+ = 3.3V
RSET = 200k
500s/DIV
699412 F07a
512s
256s
4s
Figure 7a. DIVCODE Change from 0 to 2
DIV
500mV/DIV
IN
2V/DIV
OUT
2V/DIV
LTC6994-1
V+ = 3.3V
RSET = 200k
500s/DIV
699412 F07b
256s
4s
512s
Figure 7b. DIVCODE Change from 2 to 0
IN
V+
OUT
tSTART
(IN IGNORED)
tPD
699412 F08
IF IN = 1 AT END OF tSTART*
IF IN = 0 AT END OF tSTART*
*LTC6994-2 WITH POL = 1 INVERTS THE OUTPUT
Figure 8. Start-Up Timing Diagram
相關(guān)PDF資料
PDF描述
RBM24DCWH CONN EDGECARD 48POS DIP .156 SLD
A2MXS-6018M ADM60S/AE60M/X
RBM24DCWD CONN EDGECARD 48POS DIP .156 SLD
HBM24DRUS CONN EDGECARD 48POS .156 DIP SLD
VE-J0P-EZ-S CONVERTER MOD DC/DC 13.8V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1562A-L 功能描述:BOARD EVAL LTC6994-2 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
DC1562B-B 制造商:Linear Technology 功能描述:LTC6991 DEMO BOARD 1Hz (1s) Fixed Frequenc
DC1562B-C 制造商:Linear Technology 功能描述:LTC6992-1 DEMO BOARD 10kHz, 0 100% Duty Cycle
DC1562B-E 制造商:Linear Technology 功能描述:BOARD EVAL LTC6992-3 制造商:Linear Technology 功能描述:DEMO BOARD LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED OSC, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC6992-3, Kit Application Type:Clock & Timing, Application Sub Type:Voltage Controlled Oscillator
DC1562B-G 制造商:Linear Technology 功能描述:LTC6993-1 DEMO BOARD 100ms, Rising Edge, High Output, One Shot