參數(shù)資料
型號(hào): DC1562A-K
廠商: Linear Technology
文件頁數(shù): 3/26頁
文件大?。?/td> 0K
描述: BOARD EVAL LTC6994-1
設(shè)計(jì)資源: DC1562A Design Files
DC1562A Schematic
特色產(chǎn)品: TimerBlox?
標(biāo)準(zhǔn)包裝: 1
系列: TimerBlox®
主要目的: 定時(shí),延遲線路
嵌入式:
已用 IC / 零件: LTC6994-1
主要屬性: 100ms 下降沿延遲
次要屬性: 2.25 V ~ 5.5 V 電源
已供物品:
LTC6994-1/LTC6994-2
11
699412fb
operaTion
The LTC6994 is built around a master oscillator with a 1s
minimum period. The oscillator is controlled by the SET
pin current (ISET) and voltage (VSET), with a 1s/50kΩ
conversion factor that is accurate to ±1.7% under typical
conditions.
tMASTER =
1s
50k
VSET
ISET
A feedback loop maintains VSET at 1V ±30mV, leaving ISET
as the primary means of controlling the input-to-output
delay. The simplest way to generate ISET is to connect a
resistor (RSET) between SET and GND, such that ISET =
VSET/RSET. The master oscillator equation reduces to:
tMASTER =1s
RSET
50k
From this equation, it is clear that VSET drift will not affect
the input-to-output delay when using a single program
resistor (RSET). Error sources are limited to RSET toler-
ance and the inherent accuracy
tDELAY of the LTC6994.
RSET may range from 50k to 800k (equivalent to ISET
between 1.25A and 20A).
When the input makes a transition that will be delayed
(as determined by the part version and POL bit setting),
the master oscillator is enabled to time the delay. When
the desired duration is reached, the output is allowed to
transition.
The LTC6994 also includes a programmable frequency
divider which can further divide the frequency by 1, 8, 64,
512, 4096, 215, 218 or 221. This extends the delay duration
by those same factors. The divider ratio NDIV is set by a
resistor divider attached to the DIV pin.
tDELAY =
NDIV
50k
VSET
ISET
1s
With RSET in place of VSET/ISET the equation reduces to:
tDELAY =
NDIV RSET
50k
1s
DIVCODE
TheDIVpinconnectstoaninternal,V+referenced4-bitA/D
converter that determines the DIVCODE value. DIVCODE
programs two settings on the LTC6994:
1. DIVCODE determines the frequency divider setting,
NDIV.
2. The DIVCODE MSB is the POL bit, and configures a
different polarity setting on the two versions.
a. LTC6994-1:POLselectsrisingorfalling-edgedelays.
POL = 0 will delay rising-edge transitions. POL = 1
will delay falling-edge transitions.
b. LTC6994-2: POL selects the output inversion.
POL = 1 inverts the output signal.
VDIV may be generated by a resistor divider between V+
and GND as shown in Figure 1.
699412 F01
LTC6994
V+
DIV
GND
R1
R2
2.25V TO 5.5V
Figure 1. Simple Technique for Setting DIVCODE
Table 1 offers recommended 1% resistor values that ac-
curately produce the correct voltage division as well as the
corresponding NDIVandPOLvaluesfortherecommended
resistor pairs. Other values may be used as long as:
1. The VDIV/V+ ratio is accurate to ±1.5% (including resis-
tor tolerances and temperature effects)
2. Thedrivingimpedance(R1||R2)doesnotexceed500kΩ.
相關(guān)PDF資料
PDF描述
RBM24DCWH CONN EDGECARD 48POS DIP .156 SLD
A2MXS-6018M ADM60S/AE60M/X
RBM24DCWD CONN EDGECARD 48POS DIP .156 SLD
HBM24DRUS CONN EDGECARD 48POS .156 DIP SLD
VE-J0P-EZ-S CONVERTER MOD DC/DC 13.8V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1562A-L 功能描述:BOARD EVAL LTC6994-2 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
DC1562B-B 制造商:Linear Technology 功能描述:LTC6991 DEMO BOARD 1Hz (1s) Fixed Frequenc
DC1562B-C 制造商:Linear Technology 功能描述:LTC6992-1 DEMO BOARD 10kHz, 0 100% Duty Cycle
DC1562B-E 制造商:Linear Technology 功能描述:BOARD EVAL LTC6992-3 制造商:Linear Technology 功能描述:DEMO BOARD LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED OSC, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC6992-3, Kit Application Type:Clock & Timing, Application Sub Type:Voltage Controlled Oscillator
DC1562B-G 制造商:Linear Technology 功能描述:LTC6993-1 DEMO BOARD 100ms, Rising Edge, High Output, One Shot