參數(shù)資料
型號: DAC1405D750HW
廠商: NXP Semiconductors N.V.
元件分類: 外設(shè)及接口
英文描述: Dual 14-bit DAC, up to 750 Msps; 4× and 8× interpolating
封裝: DAC1405D750HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT638-1.html<1<Always Pb-free,;DAC1405D750HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT6
文件頁數(shù): 25/42頁
文件大?。?/td> 352K
代理商: DAC1405D750HW
DAC1405D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 7 June 2011
25 of 42
NXP Semiconductors
DAC1405D750
Dual 14-bit DAC, up to 750 Msps; 4
and 8
interpolating
10.5.1
Timing when using the internal PLL (PLL on)
In
Table 33
the links between internal and external clocking are defined. The setting
applied to PLL_DIV[1:0] (register 02h[4:3]; see
Table 9 “Register allocation map”
) allows
the frequency between the digital part and the DAC core to be adjusted.
Table 33.
Mode
The settings applied to DAC_CLK_DELAY[1:0] (register 02h[2:1]) and DAC_CLK_POL
(register 02h[0]), allow adjustment of the phase and polarity of the sampling clock. This
occurs at the input of the DAC core and depends mainly on the sampling frequency. Some
examples are given in
Table 34
.
Table 34.
Mode
10.5.2
Timing when using an external PLL (PLL off)
It is recommended that a delay of 280 ps is used on the internal digital clock (CLK
dig
) to
obtain optimum device performance up to750 Msps.
Table 35.
Address
Dec
2
10.6 FIR filters
The DAC1405D750 integrates three selectable Finite Impulse Response (FIR) filters
which enables the device to use 4
or 8
interpolation rates. All three interpolation filters
have a stop-band attenuation of at least 80 dBc and a pass-band ripple of less than
0.0005 dB. The coefficients of the interpolation filters are given in
Table 36
.
Fig 10. Input timing diagram when internal PLL bypassed (off)
001aal384
N
t
su(i)
90 %
50 %
90 %
I13 to I0/
Q13 to Q0
SYNC
(SYNCP
SYNCN)
t
h(i)
N + 1
N + 2
Frequencies
CLK input
(MHz)
185
92.5
370
185
Input data rate
(MHz)
185
92.5
370
185
Interpolation
Update rate
(Msps)
740
740
740
740
PLL_DIV[1:0]
Dual Port
Dual Port
Interleaved
Interleaved
4
8
4
8
01 (/ 4)
10 (/ 8)
00 (/ 2)
01 (/ 4)
Sample clock phase and polarity examples
Input data rate
(MHz)
92.5
92.5
Interpolation
Update rate
(Msps)
370
740
DAC_CLK_
DELAY [1:0]
01
01
DAC_CLK_
POL
0
0
Dual Port
Dual Port
4
8
Optimum external PLL timing settings
Register name
Hex
02h
PLLCFG
Value
Digital clock delay Bin
280 ps
Dec
136
Hex
88h
10001000
相關(guān)PDF資料
PDF描述
DAC1408D650HN Dual 14-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1408D650HN Dual 14-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1617D1G0HN Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating
DAC1617D1G0HN Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating
DAC1627D1G25HN Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1405D750HW/C1, 551 制造商:NXP Semiconductors 功能描述:0
DAC1405D750HW/C1,5 功能描述:數(shù)模轉(zhuǎn)換器- DAC 2CONV 14bit 3.3V RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1405D750HW/C1,551 功能描述:數(shù)模轉(zhuǎn)換器- DAC Dual 14BtDAC 750Msps 4xand 8xnterpolating RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1405D750HW/C1’5 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 14BIT DAC 750MSPS 4X AND 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1405D750HW-C1 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube