參數(shù)資料
型號(hào): CY505YC64DTT
廠商: Silicon Laboratories Inc
文件頁數(shù): 7/24頁
文件大小: 0K
描述: IC CLK CK505 BROADWATER 64TSSOP
標(biāo)準(zhǔn)包裝: 2,000
類型: 時(shí)鐘/頻率發(fā)生器
PLL:
主要目的: Intel CPU 服務(wù)器
輸入: 晶體
輸出: HCSL,LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:24
差分 - 輸入:輸出: 無/是
頻率 - 最大: 400.9MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-TFSOP (0.240",6.10mm 寬)
供應(yīng)商設(shè)備封裝: 64-TSSOP
包裝: 帶卷 (TR)
CY505YC64D
....................Document #: 001-03543 Rev *E Page 15 of 24
PCI_STP# Assertion
The PCI_STP# signal is an active LOW input used to synchro-
nously stop and start the PCI outputs while the rest of the clock
generator continues to function. The set-up time for capturing
PCI_STP# going LOW is 10 ns (tSU). (See Figure 5.) The PCIF
clocks will not be affected by this pin if their corresponding
control bit in the SMBus register is set to allow them to be free
running.
PCI_STP# Deassertion
The deassertion of the PCI_STP# signal causes all PCI and
stoppable PCIF clocks to resume running in a synchronous
manner within two PCI clock periods after PCI_STP# transi-
tions to a HIGH level.
DOT96C
DOT96T
CPUC(Free Running)
CPUT(Free Running)
CPUC(Stoppable)
CPUT(Stoppable)
PD#
1.8mS
CPU_STOP#
CPU_STP# = Tri-state, CPU_PD = Tri-state, DOT_PD = Tri-state
Tsu
PC I_STP#
PC I_F
PC I
S R C 1 00M H z
Figure 5. PCI_STP# Assertion Waveform
PCI_STP#
PCI_F
PCI
SRC 100MHz
Tsu
Tdrive_SRC
Figure 6. PCI_STP# Deassertion Waveform
相關(guān)PDF資料
PDF描述
VI-BTM-MW-F1 CONVERTER MOD DC/DC 10V 100W
CS3106A-36-79S CONN PLUG 20POS STRAIGHT W/SCKT
D38999/24FJ24PA CONN RCPT 24POS JAM NUT W/PINS
VI-BTL-MW-F2 CONVERTER MOD DC/DC 28V 100W
MS27467T17B35J CONN PLUG 55POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY50C475Z 制造商:PHILIPS 功能描述:Miniature Monolithic Epoxy Coated Ceramic Radial Leads Capacitor - 4.7uF 50dcV +80-20%
CY512 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Stepper System Controller
CY512P 制造商:CYLINK 功能描述:512P
CY525 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Stepper System Controller
CY525A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Stepper Motor Controller/Driver