參數(shù)資料
型號(hào): CY39200Z484-125BBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 10 ns, PBGA484
封裝: 23 X 23 MM, 1.6 MM HEIGHT, 1 MM PITCH, FBGA-484
文件頁(yè)數(shù): 31/86頁(yè)
文件大?。?/td> 1212K
代理商: CY39200Z484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 31 of 86
Switching Waveforms
(continued)
Channel Memory Internal Clocking 2
MACROCELL INPUT
CLOCK
FIFO READ
CLOCK
FIFO WRITE
CLOCK
FIFO READ OR
WRITE CLOCK
t
CHMMACS
t
CHMMACF
t
MACCHMS
Channel Memory DP SRAM Flow-Through R/W Timing
CLOCK
t
CHMCYC1
t
CHMH
t
CHMS
WRITE
ENABLE
D
n+1
t
CHMS
t
CHMH
OUTPUT
A
n+1
A
n+2
A
n+3
A
n
ADDRESS
t
CHMDV1
t
CHMDV1
t
CHMDV1
D
n–1
D
n+3
D
n–1
A
n–1
DATA
INPUT
t
CHMDV1
D
n+3
D
n+2
D
n+1
D
n
相關(guān)PDF資料
PDF描述
CY3930Z484-125BBI CPLDs at FPGA Densities
CY3950Z484-125BBI CPLDs at FPGA Densities
CY39100Z484-125BBI CPLDs at FPGA Densities
CY39165Z484-125BBI TVS 14V 0.1J 32V-CV SMD-0603 SN100 TR-7-PL
CY39200Z484-125BBI CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200Z484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200Z676-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200Z676-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200Z676-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200Z676-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities