參數(shù)資料
型號(hào): CY39200V388-125MGC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 10 ns, PBGA388
封裝: 35 X 35 MM, 1.27 MM PITCH, BGA-388
文件頁(yè)數(shù): 33/86頁(yè)
文件大?。?/td> 1212K
代理商: CY39200V388-125MGC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 33 of 86
Switching Waveforms
(continued)
CLOCK
A
n
A
n
B
n–1
B
n+1
t
CHMBDV
A
n–1
t
CHMBDV
t
CHMS
t
CHMS
ADDRESS B
ADDRESS
MATCH
Dual-Port Synchronous Address Match Busy Signal
ADDRESS A
相關(guān)PDF資料
PDF描述
CY39165V676-125BBC CPLDs at FPGA Densities
CY39165V676-125BBI CPLDs at FPGA Densities
CY39165V676-125BGC CPLDs at FPGA Densities
CY39165V676-125BGI CPLDs at FPGA Densities
CY39165V676-125MBC CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V388-181MGC 制造商:Cypress Semiconductor 功能描述:
CY39200V388-181NC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233MGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities