參數(shù)資料
型號: CY39165V676-181MBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 8.5 ns, PBGA676
封裝: 27 X 27 MM, 1.6 MM HEIGHT, 1 MM PITCH, FBGA-676
文件頁數(shù): 63/86頁
文件大小: 1212K
代理商: CY39165V676-181MBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 63 of 86
G16
H1
[19]
H2
[19]
H3
[19]
H4
H5
H6
H7
H8
H9
H10
H11
H12
H13
H14
[19]
H15
[19]
H16
[19]
J1
J2
J3
[19]
J4
[19]
J5
[19]
J6
J7
J8
J9
J10
J11
J12
[19]
J13
[19]
J14
[19]
J15
J16
K1
K2
K3
K4
K5
K6
K7
K8
K9
K10
K11
IO5
IO0
IO0
IO0
IO5
IO0
IO0
IO0
IO5
IO0
IO0
IO0
IO/V
REF0
IO0
GCLK0
GND
GND
GND
GND
GCLK1
IO5
IO/V
REF5
IO5
IO5
IO5
IO1
IO1
IO1
IO1
IO1
IO1
GND
GND
GND
GND
IO4
IO4
IO4
IO4
IO5
IO5
IO1
V
CCPRG
V
CCIO1
IO/V
REF1
IO1
IO1
GND
GND
GND
GND
IO4
IO/V
REF0
IO0
GCLK0
GND
GND
GND
GND
GCLK1
IO5
IO/V
REF5
IO5
IO5
IO5
IO1
IO1
IO1
IO1
IO1
IO1
GND
GND
GND
GND
IO4
IO4
IO4
IO4
IO5
IO5
IO1
V
CCPRG
V
CCIO1
IO/V
REF1
IO1
IO1
GND
GND
GND
GND
IO4
IO/V
REF0
IO0
GCLK0
GND
GND
GND
GND
GCLK1
IO5
IO/V
REF5
IO5
IO5
IO5
IO1
IO1
IO1
IO1
IO1
IO1
GND
GND
GND
GND
IO4
IO4
IO4
IO4
IO5
IO5
IO1
V
CCPRG
V
CCIO1
IO/V
REF1
IO1
IO1
GND
GND
GND
GND
IO4
Table 13. 256 FBGA Pin Table
(continued)
Pin
CY39030
CY39050
CY39100
相關PDF資料
PDF描述
CY39165Z676-125MGC CPLDs at FPGA Densities
CY39165Z676-125MGI CPLDs at FPGA Densities
CY39165Z676-125NC CPLDs at FPGA Densities
CY39165Z676-125NI CPLDs at FPGA Densities
CY39165Z676-125NTC CPLDs at FPGA Densities
相關代理商/技術參數(shù)
參數(shù)描述
CY39165Z208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165Z208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165Z208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165Z208-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165Z208-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities