參數(shù)資料
型號: CY39165V676-181MBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 8.5 ns, PBGA676
封裝: 27 X 27 MM, 1.6 MM HEIGHT, 1 MM PITCH, FBGA-676
文件頁數(shù): 28/86頁
文件大?。?/td> 1212K
代理商: CY39165V676-181MBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 28 of 86
Switching Waveforms
(continued)
Cluster Memory Synchronous Flow-Through Timing
GLOBAL
CLOCK
ADDRESS
WRITE
ENABLE
REGISTERED
INPUT
REGISTERED
OUTPUT
t
CLMS
t
CLMS
t
CLMS
t
CLMH
t
CLMH
t
CLMH
READ
WRITE
READ
t
CLMDV1
t
CLMDV1
t
CLMDV1
t
CLMCYC1
Cluster Memory Internal Clocking
MACROCELL
INPUT CLOCK
CLUSTER MEMORY
INPUT CLOCK
CLUSTER MEMORY
OUTPUT CLOCK
t
CLMMACS2
t
MACCLMS2
t
CLMMACS1
t
MACCLMS1
相關(guān)PDF資料
PDF描述
CY39165Z676-125MGC CPLDs at FPGA Densities
CY39165Z676-125MGI CPLDs at FPGA Densities
CY39165Z676-125NC CPLDs at FPGA Densities
CY39165Z676-125NI CPLDs at FPGA Densities
CY39165Z676-125NTC CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39165Z208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165Z208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165Z208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165Z208-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165Z208-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities