參數(shù)資料
型號(hào): CY39165V484-125BBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: CPLDs at FPGA Densities
中文描述: LOADABLE PLD, 10 ns, PBGA484
封裝: 23 X 23 MM, 1.6 MM HEIGHT, 1 MM PITCH, FBGA-484
文件頁(yè)數(shù): 26/86頁(yè)
文件大?。?/td> 1212K
代理商: CY39165V484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 26 of 86
Switching Waveforms
(continued)
Asynchronous Reset/Preset
INPUT
t
PRO
REGISTERED
OUTPUT
CLOCK
t
PRR
t
PRW
RESET/PRESET
Output Enable/Disable
GLOBAL CONTROL
t
ER
OUTPUTS
t
EA
INPUT
相關(guān)PDF資料
PDF描述
CY39165V484-125BBI CPLDs at FPGA Densities
CY39200V484-125BBI CPLDs at FPGA Densities
CY39100V484-125BGC CPLDs at FPGA Densities
CY39165V484-125BGC CPLDs at FPGA Densities
CY39200V484-125BGC CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39165V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V484-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V484-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities