參數(shù)資料
型號(hào): CY39100Z484-125BBC
廠(chǎng)商: CYPRESS SEMICONDUCTOR CORP
元件分類(lèi): PLD
英文描述: TRAN_GUARD,5.6WV,15.5VCLAMP,0.1J,0603
中文描述: LOADABLE PLD, 10 ns, PBGA484
封裝: 23 X 23 MM, 1.6 MM HEIGHT, 1 MM PITCH, FBGA-484
文件頁(yè)數(shù): 27/86頁(yè)
文件大?。?/td> 1212K
代理商: CY39100Z484-125BBC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 27 of 86
Switching Waveforms
(continued)
Cluster Memory Asynchronous Timing
ADDRESS (AT
THE CLUSTER
INPUT)
READ
WRITE
READ
WRITE ENABLE
t
CLMPWE
INPUT
OUTPUT
t
CLMCLAA
t
CLMCLAA
Cluster Memory Asynchronous Timing 2
ADDRESS (AT THE
I/O PIN)
READ
WRITE
READ
WRITE ENABLE
t
CLMPWE
INPUT
t
CLMSD
t
CLMHD
OUTPUT
t
CLMSA
t
CLMHA
t
CLMAA
t
CLMAA
相關(guān)PDF資料
PDF描述
CY39165Z484-125BBC CPLDs at FPGA Densities
CY39200Z484-125BBC CPLDs at FPGA Densities
CY3930Z484-125BBI CPLDs at FPGA Densities
CY3950Z484-125BBI CPLDs at FPGA Densities
CY39100Z484-125BBI CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39100Z484-125BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100Z484-125BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100Z676-125BBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100Z676-125BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39100Z676-125BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities