- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366979 > CY37512P256-125BGC Electrically-Erasable Complex PLD PDF資料下載
參數(shù)資料
| 型號(hào)： | CY37512P256-125BGC |
| 英文描述： | Electrically-Erasable Complex PLD |
| 中文描述： | 電可擦除復(fù)雜可編程邏輯器件 |
| 文件頁(yè)數(shù)： | 15/66頁(yè) |
| 文件大小： | 2069K |
| 代理商： | CY37512P256-125BGC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
Ultra37000 CPLD Family
Ultra37000: December 13, 1996
Revision: March 15, 2001
15
5.0V Device Electrical Characteristics
Over the Operating Range
Parameter
V
OH
Description
Test Conditions
I
OH
= –3.2 mA (Com’l/Ind)
[4]
I
OH
= –2.0 mA (Mil)
[4]
V
CC
= Max. I
OH
= 0
μ
A (Com’l)
[6]
I
OH
= 0
μ
A (Ind/Mil)
[6]
I
OH
= –100
μ
A (Com’l)
[6]
I
OH
= –150
μ
A (Ind/Mil)
[6]
V
CC
= Min.
I
OL
= 12 mA (Mil)
[4]
Guaranteed Input Logical HIGH Voltage
for all Inputs
[7]
Guaranteed Input Logical LOW Voltage
for all Inputs
[7]
V
I
= GND OR V
CC
, Bus-Hold Disabled
V
O
= GND or V
CC
, Output Disabled,
Bus-Hold Disabled
V
CC
= Max., V
OUT
= 0.5V
Min.
2.4
2.4
Typ.
Max.
Unit
V
V
V
V
V
V
V
V
V
Output HIGH Voltage
V
CC
= Min.
V
OHZ
Output HIGH Voltage with
Output Disabled
[5]
4.2
4.5
3.6
3.6
0.5
0.5
V
OL
Output LOW Voltage
I
OL
= 16 mA (Com’l/Ind)
[4]
V
IH
Input HIGH Voltage
2.0
V
CCmax
V
IL
Input LOW Voltage
–0.5
0.8
V
I
IX
I
OZ
Input Load Current
Output Leakage Current
–10
–50
10
50
μ
A
μ
A
I
OS
Output Short Circuit
Current
[8, 5]
Input Bus-Hold LOW
Sustaining Current
Input Bus-Hold HIGH
Sustaining Current
Input Bus-Hold LOW Overdrive
Current
Input Bus-Hold HIGH Overdrive
Current
–30
–160
mA
I
BHL
V
CC
= Min., V
IL
= 0.8V
+75
μ
A
I
BHH
V
CC
= Min., V
IH
= 2.0V
–75
μ
A
I
BHLO
V
CC
= Max.
+500
μ
A
I
BHHO
V
CC
= Max.
–500
μ
A
Inductance
[5]
Parameter
L
Description
Maximum Pin
Inductance
Test
Conditions
V
IN
= 5.0V
at f = 1 MHz
44-
Lead
TQFP
2
44-
Lead
PLCC
5
44-
Lead
CLCC
2
84-
Lead
PLCC
8
84-
Lead
CLCC
5
100-
Lead
TQFP
8
160-
Lead
TQFP
9
208-
Lead
PQFP
11
Unit
nH
Capacitance
[5]
Parameter
Description
Test Conditions
Max.
10
12
16
Unit
pF
pF
pF
C
I/O
C
CLK
C
DP
Input/Output Capacitance
Clock Signal Capacitance
Dual Function Pins
[9]
V
IN
= 5.0V at f = 1 MHz at T
A
= 25
°
C
V
IN
= 5.0V at f = 1 MHz at T
A
= 25
°
C
V
IN
= 5.0V at f = 1 MHz at T
A
= 25
°
C
Endurance Characteristics
[5]
Parameter
Description
Test Conditions
Min.
1,000
Typ.
10,000
Unit
Cycles
N
Minimum Reprogramming Cycles
Normal Programming Conditions
[2]
Notes:
4.
5.
6.
I
= –2
mA, I
= 2 mA for TDO.
Tested initially and after any design or process changes that may affect these parameters.
When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to above 3.6V if no leakage current is allowed. Note that all I/Os are output disabled
during ISR programming. Refer to the application note “Understanding Bus-Hold” for additional information.
These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V
OUT
= 0.5V has been chosen to avoid test
problems caused by tester ground degradation.
Dual pins are I/O with JTAG pins.
7.
8.
9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY37512VP400-66BBC | Electrically-Erasable Complex PLD |
| CY37064P44-154AI | Electrically-Erasable Complex PLD |
| CY37064VP100-143AC | Electrically-Erasable Complex PLD |
| CY37064VP44-100AI | Electrically-Erasable Complex PLD |
| CY37064VP48-100BAI | Electrically-Erasable Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY37512P256-83BGC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 512 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| CY37512P352-83BGI | 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 15K Gates 512 Macro Cells 83MHz 5V 388-Pin BGA 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 15K Gates 512 Macro Cells 83MHz CMOS Technology 5V 388-Pin BGA |
| CY37512VP208-66NC | 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 15K Gates 512 Macro Cells 66MHz 3.3V 208-Pin PQFP |
| CY37512VP208-66NI | 制造商:Cypress Semiconductor 功能描述: |
| CY37512VP208-66NXI | 功能描述:IC CPLD 512 MACROCELL 208BQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:Ultra37000™ 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。