參數(shù)資料
型號： CY37064VP48-100BAI
英文描述： Electrically-Erasable Complex PLD
中文描述： 電可擦除復(fù)雜可編程邏輯器件
文件頁數(shù)： 19/66頁
文件大小： 2069K
代理商： CY37064VP48-100BAI
Ultra37000 CPLD Family
Ultra37000: December 13, 1996
Revision: March 15, 2001
19
Switching Characteristics
Over the Operating Range
[11]
Parameter
Combinatorial Mode Parameters
t
PD[12, 13, 14]
t
PDL[12, 13, 14]
t
PDLL[12, 13, 14]
t
EA[12, 13, 14]
t
ER[10, 12]
Input Register Parameters
t
WL
t
WH
t
IS
t
IH
t
ICO[12, 13, 14]
t
ICOL[12, 13, 14]
Synchronous Clocking Parameters
t
CO[13, 14]
t
S[12]
t
H
t
CO2[12, 13, 14]
Description
Unit
Input to Combinatorial Output
Input to Output Through Transparent Input or Output Latch
Input to Output Through Transparent Input and Output Latches
Input to Output Enable
Input to Output Disable
ns
ns
ns
ns
ns
Clock or Latch Enable Input LOW Time
[8]
Clock or Latch Enable Input HIGH Time
[8]
Input Register or Latch Set-Up Time
Input Register or Latch Hold Time
Input Register Clock or Latch Enable to Combinatorial Output
Input Register Clock or Latch Enable to Output Through Transparent Output Latch
ns
ns
ns
ns
ns
ns
Synchronous Clock (CLK
0
, CLK
1
, CLK
2
, or CLK
3
) or Latch Enable to Output
Set-Up Time from Input to Sync. Clk (CLK
0
, CLK
1
, CLK
2
, or CLK
3
) or Latch Enable
Register or Latch Data Hold Time
Output Synchronous Clock (CLK
0
, CLK
1
, CLK
2
, or CLK
3
) or Latch Enable to Combinatorial Output
Delay (Through Logic Array)
Output Synchronous Clock (CLK
0
, CLK
1
, CLK
2
, or CLK
3
) or Latch Enable to Output Synchronous
Clock (CLK
0
, CLK
1
, CLK
2
, or CLK
3
) or Latch Enable (Through Logic Array)
Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock (CLK
0
CLK
1
, CLK
2
, or CLK
3
) or Latch Enable
Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock (CLK
0
,
CLK
1
, CLK
2
, or CLK
3
) or Latch Enable
Product Term Clocking Parameters
t
COPT[12, 13, 14]
Product Term Clock or Latch Enable (PTCLK) to Output
t
SPT
Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)
t
HPT
Register or Latch Data Hold Time
t
ISPT[12]
Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or
Latch Enable (PTCLK)
t
IHPT
Buried Register Used as an Input Register or Latch Data Hold Time
t
CO2PT[12, 13, 14]
Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)
ns
ns
ns
ns
t
SCS[12]
ns
t
SL[12]
ns
t
HL
ns
ns
ns
ns
ns
ns
ns
Pipelined Mode Parameters
t
ICS[12]
Input Register Synchronous Clock (CLK
0
, CLK
1
, CLK
2
, or CLK
3
) to Output Register Synchronous
Clock (CLK
0
, CLK
1
, CLK
2
, or CLK
3
)
ns
Notes:
11. All AC parameters are measured with two outputs switching and 35-pF AC Test Load.
12. Logic Blocks operating in Low-Power Mode, add t
to this spec.
13. Outputs using Slow Output Slew Rate, add t
SLEW
to this spec.
14. When V
CCO
= 3.3V, add t
3.3IO
to this spec.
相關(guān)PDF資料
PDF描述
CY37128VP100-83AC Electrically-Erasable Complex PLD
CY37128VP100-83BBC Electrically-Erasable Complex PLD
CY37256P208-125NC Electrically-Erasable Complex PLD
CY37256P208-154NC Electrically-Erasable Complex PLD
CY37256P256-125BGI Electrically-Erasable Complex PLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY37064VP48-143BAC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37064VP84-100JC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY37064VP84-100JI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY3710 功能描述:IC 與器件插座 Socket Adapter RoHS:否 制造商:Molex 產(chǎn)品:LGA Sockets 節(jié)距:1.02 mm 排數(shù): 位置/觸點數(shù)量:2011 觸點電鍍:Gold 安裝風(fēng)格:SMD/SMT 端接類型:Solder 插座/封裝類型:LGA 2011 工作溫度范圍:- 40 C to + 100 C
CY37128 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:5V, 3.3V, ISR High-Performance CPLDs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*