- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223637 > CY2SSTV857ZC-32 (SILICON LABORATORIES) PLL BASED CLOCK DRIVER, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | CY2SSTV857ZC-32 |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, PDSO48 |
| 封裝： | 0.240 INCH, MO-153, TSSOP-48 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 90K |
| 代理商： | CY2SSTV857ZC-32 |
CY2SSTV857
.......................... Document #: 38-07557 Rev. *E Page 3 of 8
Zero Delay Buffer
When used as a zero delay buffer the CY2SSTV857-32 will
likely be in a nested clock tree application. For these applica-
tions, the CY2SSTV857-32 offers a differential clock input pair
as a PLL reference. The CY2SSTV857-32 then can lock onto
the reference and translate with near zero delay to low-skew
outputs. For normal operation, the external feedback input,
FBIN, is connected to the feedback output, FBOUT. By
connecting the feedback output to the feedback input the
propagation delay through the device is eliminated. The PLL
works to align the output edge with the input reference edge
thus producing a near zero delay. The reference frequency
affects the static phase offset of the PLL and thus the relative
delay between the inputs and outputs.
When VDDA is strapped LOW, the PLL is turned off and
bypassed for test purposes.
Power Management
Output enable/disable control of the CY2SSTV857-32 allows
the user to implement power management schemes into the
design. Outputs are three-stated/disabled when PD# is
asserted LOW (see Table 1).
Table 1. Function Table
Inputs
Outputs
PLL
AVDD
PD#
CLK
CLK#
Y
Y#
FBOUT
FBOUT#
GND
H
L
H
L
H
L
H
BYPASSED/OFF
GND
H
L
H
L
H
L
BYPASSED/OFF
XL
L
H
Z
ZZ
Off
XL
H
L
Z
ZZ
OFF
2.6V
H
L
H
L
H
L
H
On
2.6V
H
L
H
L
H
L
On
2.6V
H
< 20 MHz
Hi-Z
HI-Z
Off
CLKIN
t
(phase error)
FBIN
FBOUT
t
sk(o)
Yx
t
sk(o)
Figure 1. Phase Error and Skew Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY37064VP44-YMB | EE PLD, 12 ns, CQCC44 |
| CY37128VP84-83YMB | EE PLD, 15 ns, CQCC84 |
| CY74FCT162501ATPACT | FCT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| CY74FCT16501ETPVC | FCT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| CY74FCT16652CTPVCR | FCT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2SSTV857ZC-32T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
| CY2SSTV857ZI-27 | 功能描述:時鐘緩沖器 2.5V 60-200MHz 1:10 Diff DDR266/333 B/D RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2SSTV857ZI-27T | 功能描述:時鐘緩沖器 2.5V 60-200MHz 1:10 Diff DDR266/333 B/D RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2SSTV857ZI-32 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
| CY2SSTV857ZI-32T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。