- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223637 > CY2SSTV857LFC-32 SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 PDF資料下載
參數(shù)資料
| 型號： | CY2SSTV857LFC-32 |
| 元件分類： | 時鐘及定時 |
| 英文描述： | SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| 封裝： | 6 X 6 MM, QFN-40 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 103K |
| 代理商： | CY2SSTV857LFC-32 |
CY2SSTV857-32
Rev 1.0, November 21, 2006
Page 5 of 8
CLK
CLK#
DDR-SDRAM
PLL
FBIN
FBIN#
120 Ohm
DDR-SDRAM
Stack
DDR-SDRAM
Stack
120 Ohm
VTR
VCP
0.3"
= 2.5"
= 0.6" (Split to Terminator)
DDR-SDRAM
represents a capacitive load
FBOUT#
FBOUT
DDR-SDRAM
Output load capacitancce for 4 DDR-SDRAM Loads: 10 pF < CL < 16 pF
Figure 5. Clock Structure # 1
60 O h m
Re c e iv e r
VC P
VT R
R
T = 12 0 O h m
OU T
OU T #
V DDQ
60 O h m
14 pF
V DDQ/ 2
V DDQ / 2
VD D Q
Figure 6. Differential Signal Using Direct Termination Resistor
相關PDF資料 |
PDF描述 |
|---|---|
| CY2SSTV857LFXC-32T | SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| CY2SSTV857ZC-32 | PLL BASED CLOCK DRIVER, PDSO48 |
| CY37064VP44-YMB | EE PLD, 12 ns, CQCC44 |
| CY37128VP84-83YMB | EE PLD, 15 ns, CQCC84 |
| CY74FCT162501ATPACT | FCT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY2SSTV857LFC-32[15] | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
| CY2SSTV857LFC-32T | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
| CY2SSTV857LFC-32T[15] | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
| CY2SSTV857LFI-32 | 制造商:Cypress Semiconductor 功能描述: |
| CY2SSTV857LFI-32[15] | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
發(fā)布緊急采購，3分鐘左右您將得到回復。