- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366978 > CY29977 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號(hào)： | CY29977 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時(shí)鐘和緩沖器 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大?。?/td> | 193K |
| 代理商： | CY29977 |
CY29940-1
Document #: 38-07487 Rev. **
Page 3 of 7
Absolute Maximum Conditions
Maximum Input Voltage Relative to V
SS
:............ V
SS
–
0.3V
Maximum Input Voltage Relative to V
DD
:.............V
DD
+ 0.3V
Storage Temperature: ................................
–
65
°
C to + 150
°
C
Operating Temperature:................................
–
40
°
C to +85
°
C
Maximum ESD Protection...............................................2 kV
Maximum Power Supply: ................................................5.5V
Maximum Input Current: ............................................±20 mA
This device contains circuitry to protect the inputs against
damage due to high static voltages or electric field; however,
precautions should be taken to avoid application of any
voltage higher than the maximum rated voltages to this circuit.
For proper operation, V
in
and V
out
should be constrained to the
range:
V
SS
< (V
in
or V
out
) < V
DD
Unused inputs must always be tied to an appropriate logic
voltage level (either V
SS
or V
DD
).
Notes:
2.
3.
Inputs have pull-up/pull-down resistors that effect input current.
The VCMR is the difference from the most positive side of the differential input signal. Normal operation is obtained when the
“
High
”
input is within the VCMR
range and the input lies within the VPP specification. Driving series or parallel terminated 50
(or 50
to VDD/2) transmission lines.
Outputs driving 50
transmission lines.
See
Figure 1
and
Figure 2
.
50% input duty cycle.
4.
5.
6.
DC Electrical Specifications:
V
DD
= 3.3V ±5% or 2.5V ±5%, V
DDC
= 3.3V ±5% or 2.5V ±5%
Parameter
V
IL
V
IH
I
IL
I
IH
V
PP
Description
Conditions
Min.
V
SS
2.0
Typ.
Max.
0.8
V
DD
–
200
200
1000
Unit
V
V
μA
μA
mV
Input Low Voltage
Input High Voltage
Input Low Current
[2]
Input High Current
[2]
Peak-to-Peak Input Voltage
PECL_CLK
Common Mode Range
[3]
PECL_CLK
500
V
CMR
V
DD
= 3.3V
V
DD
= 2.5V
I
OL
= 20 mA, V
DDC
= 3.3V
I
OL
= 16 mA, V
DDC
= 2.5V
I
OH
=
–
20 mA, V
DDC
= 3.3V
I
OH
=
–
16 mA, V
DDC
= 2.5V
V
DD
= 3.3V, Outputs @
150 MHz, CL=10 pF
V
DD
= 3.3V, Outputs @
200 MHz, CL=10 pF
V
DD
= 2.5V, Outputs @
150 MHz, CL=10 pF
V
DD
= 2.5V, Outputs @
200 MHz, CL=10 pF
V
DD
–
1.4
V
DD
–
1.0
V
DD
–
0.6
V
DD
–
0.6
0.5
V
V
OL
Output Low Voltage
[4,5,6]
V
V
OH
Output High Voltage
[4,5,6]
2.4
1.8
V
I
DDQ
I
DD
Quiescent Supply Current
Dynamic Supply Current
5
7
mA
mA
285
335
200
240
Z
out
C
in
Output Impedance
Input Capacitance
18
23
4
28
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY29FCT520ATDM | Pipeline Register |
| CY29FCT520ATLM | Pipeline Register |
| CY29FCT520BTDM | Pipeline Register |
| CY29FCT520BTLM | Pipeline Register |
| CY29FCT520CTDM | Pipeline Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY29FCT520ATDM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pipeline Register |
| CY29FCT520ATDMB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Multi-Level Pipeline Register |
| CY29FCT520ATLM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pipeline Register |
| CY29FCT520ATPC | 功能描述:寄存器 8B Multi-Level Pipeline Register RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| CY29FCT520ATPCE4 | 功能描述:寄存器 8B Multi-Level Pipeline Register RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。