參數(shù)資料
型號： CY28373
英文描述： Clocks and Buffers
中文描述： 時鐘和緩沖器
文件頁數(shù)： 15/17頁
文件大?。?/td> 240K
代理商： CY28373
CY28312B-2
Document #: 38-07596 Rev. **
Page 15 of 17
t
SK
f
ST
Output Skew
Frequency Stabilization
from Power-up (cold start)
AC Output Impedance
Measured on rising edge at 1.5V
Assumes full supply voltage reached within 1 ms from
power-up. Short cycles exist prior to frequency stabilization.
Average value during switching transition. Used for
determining series termination value.
300
3
ps
ms
Z
o
30
REF Clock Outputs (Lump Capacitance Test Load = 20 pF)
Parameter
Description
Test Condition/Comments
Frequency generated by crystal oscillator
Measured from 0.8V to 2.0V
Measured from 2.0V to 0.8V
Measured on rising and falling edge at 1.5V
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to
frequency stabilization.
Average value during switching transition. Used
for determining series termination value.
Min.
Typ.
14.318
Max.
Unit
MHz
V/ns
V/ns
%
ms
f
t
R
t
F
t
D
f
ST
Frequency, Actual
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Frequency Stabilization from
Power-up (cold start)
0.5
0.5
45
2
2
55
3
Z
o
AC Output Impedance
40
48-MHz Clock Output (Lump Capacitance Test Load = 20 pF)
Parameter
Description
Test Condition/Comments
Determined by PLL divider ratio (see m/n below)
(48.008 – 48)/48
(14.31818 MHz x 57/17 = 48.008 MHz)
Measured from 0.8V to 2.0V
Measured from 2.0V to 0.8V
Measured on rising and falling edge at 1.5V
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to
frequency stabilization.
Average value during switching transition. Used
for determining series termination value.
Min.
Typ.
48.008
+167
57/17
Max.
Unit
MHz
ppm
f
f
D
m/n
t
R
t
F
t
D
f
ST
Frequency, Actual
Deviation from 48 MHz
PLL Ratio
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Frequency Stabilization
from Power-up (cold start)
0.5
0.5
45
2
2
55
3
V/ns
V/ns
%
ms
Z
o
AC Output Impedance
40
24-MHz Clock Output (Lump Capacitance Test Load = 20 pF)
Parameter
Description
Test Condition/Comments
Determined by PLL divider ratio (see m/n below)
(24.004 – 24)/24
(14.31818 MHz x 57/34 = 24.004 MHz)
Measured from 0.8V to 2.0V
Measured from 2.0V to 0.8V
Measured on rising and falling edge at 1.5V
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to
frequency stabilization.
Average value during switching transition. Used
for determining series termination value.
Min.
Typ.
24.004
+167
57/34
Max.
Unit
MHz
ppm
f
f
D
m/n
t
R
t
F
t
D
f
ST
Frequency, Actual
Deviation from 24 MHz
PLL Ratio
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Frequency Stabilization
from Power-up (cold start)
0.5
0.5
45
2
2
55
3
V/ns
V/ns
%
ms
Z
o
AC Output Impedance
40
AGP Clock Outputs (Lump Capacitance Test Load = 30 pF)
(continued)
Parameter
Description
Test Condition/Comments
Min.
Typ.
Max.
Unit
相關(guān)PDF資料
PDF描述
CY28405-2 Clocks and Buffers
CY28405-3 Clocks and Buffers
CY28412 Clocks and Buffers
CY28419 Clocks and Buffers
CY28510 Clocks and Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28378 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for Pentium 4㈢ and Intel㈢ 845 Series Chipset
CY28378OC 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for Pentium 4㈢ and Intel㈢ 845 Series Chipset
CY28378OCT 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for Pentium 4㈢ and Intel㈢ 845 Series Chipset
CY28378OXC 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Sys Clk Pentium 4 & Intel Brookdale 845 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
CY28378OXCT 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Sys Clk Pentium 4 & Intel Brookdale 845 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*