- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366977 > CY28312B-2 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY28312B-2 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時(shí)鐘和緩沖器 |
| 文件頁數(shù)： | 7/17頁 |
| 文件大?。?/td> | 240K |
| 代理商： | CY28312B-2 |
CY28312B-2
Document #: 38-07596 Rev. **
Page 7 of 17
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
Reserved
Reserved
Reserved
1
1
1
1
Reserved
Reserved
Reserved
Reserved
Byte 7: Reserved Register
Bit
Name
Default
1
1
1
1
1
1
1
1
Description
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Byte 8: Vendor ID and Revision ID Register (Read-only)
Bit
Name
Default
0
0
0
0
1
0
0
0
Description
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Revision_ID3
Revision_ID2
Revision_ID1
Revision_ID0
Vendor_ID3
Vendor_ID2
Vendor _ID1
Vendor _ID0
Revision ID bit[3]
Revision ID bit[2]
Revision ID bit[1]
Revision ID bit[0]
Bit[3] of Cypress’s Vendor ID. This bit is read-only.
Bit[2] of Cypress’s Vendor ID. This bit is read-only.
Bit[1] of Cypress’s Vendor ID. This bit is read-only.
Bit[0] of Cypress’s Vendor ID. This bit is read-only.
Byte 9: System Reset and Watchdog Timer Register
Bit
Name
Default
0
0
Description
Bit 7
Bit 6
Reserved
PCI_DRV
Reserved
PCI clock output drive strength
0 = Normal
1 = High Drive
Reserved
This bit will enable the generation of a Reset pulse when a Watchdog timer time-out
occurs.
0 = Disabled
1 = Enabled
This bit will enable the generation of a Reset pulse after a frequency change occurs.
0 = Disabled
1 = Enabled
Watchdog Timer Time-out Status bit
0 = No time-out occurs (READ); Ignore (WRITE)
1 = time-out occurred (READ); Clear WD_TO_STATUS (WRITE)
0 = Stop and reload Watchdog timer
1 = Enable Watchdog timer. It will start counting down after a frequency change occurs.
Reserved
Bit 5
Bit 4
Reserved
RST_EN_WD
0
0
Bit 3
RST_EN_FC
0
Bit 2
WD_TO_STATUS
0
Bit 1
WD_EN
0
Bit 0
Reserved
0
Byte 6: Reserved Register
(continued)
Bit
Name
Default
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28316 | Clocks and Buffers |
| CY28317 | Clocks and Buffers |
| CY28322 | Clocks and Buffers |
| CY28323 | Clocks and Buffers |
| CY28325-2 | Clocks and Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28312B-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency |
| CY28316 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| CY28316_02 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA PL133T and PLE133T |
| CY28316PVC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA PL133T and PLE133T |
| CY28316PVCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA PL133T and PLE133T |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。