- 您現在的位置：買賣IC網 > PDF目錄366976 > CY27EE16 Clocks and Buffers PDF資料下載
參數資料
| 型號： | CY27EE16 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數： | 13/17頁 |
| 文件大?。?/td> | 163K |
| 代理商： | CY27EE16 |
CY27EE16ZE
Document #: 38-07440 Rev. *B
Page 13 of 17
Absolute Maximum Conditions
Recommended Operating Conditions
DC Electrical Specifications
DC Electrical Specifications – 2.5V Outputs
Parameter
V
DD
T
S
T
J
Description
Min.
–0.5
–65
–40
Max.
7.0
125
100
V
DD
+ 0.5
5.5
V
DD
+ 0.5
2000
V
DD
+ 0.5
Unit
V
°C
°C
V
V
V
V
V
writes
yrs
Supply Voltage
Storage Temperature
Junction Temperature
Logic Inputs
I
2
C interface (SDAT and SCL)
Digital Outputs referred to V
DD
Electro-Static Discharge
Analog Input
Endurance (@ 25°C)
Data retention
V
SS
– 0.5
–0.5
V
SS
– 0.5
VCXO
–0.5
1,000,000 (100k/page)
10
Parameter
V
DD
V
DDL
T
A
T
A
C
LOAD
t
PU
Description
Min.
3.135
2.375
–40
0
Typ.
3.3
2.5, 3.3
Max.
3.465
3.465
85
70
15
500
Unit
V
V
°C
°C
pF
ms
Operating Voltage
Operating Voltage
Ambient Temperature, Industrial grade
Ambient Temperature, Commercial grade
Max. Load Capacitance
Power-up time for all VDD’s to reach minimum specified voltage
(power ramps must be monotonic)
0.05
Parameter
I
OH
I
OL
V
IH
V
IL
C
IN
I
IZ
f
XO
V
VCXO
f
VBW
I
VDD
I
SB
Name
Description
Min.
12
12
Typ.
Max.
24
24
Unit
mA
mA
V
V
pF
μ
A
ppm
V
kHz
mA
μ
A
Output High Current
[2]
Output Low Current
[2]
Input High Voltage
Input Low Voltage
Input Capacitance
[2, 3]
Input Leakage Current
VCXO Pullability Range
[2]
VCXO Input Range
[2]
VCXO Input Bandwidth
[2]
Supply Current
Supply Current - Power
Down Mode Enabled
V
OH
= V
DD
– 0.5, V
DD
= 3.3V
V
OL
= 0.5, V
DD
= 3.3V
CMOS levels
CMOS levels
0.7 * V
DD
0.3 * V
DD
7
10
Except XTAL pins
+150
0
DC
V
DD
200
45
5
Current drawn while part is in
standby.
40
Parameter
I
OH2.5
I
OL2.5
Notes:
2.Guaranteed by design, not 100% tested.
3.Crystal must meet
Table 15
specifications.
4.V
DD
is only specified and characterized at 3.3V + 5%. V
DDL
may be powered at any value between 3.465 and 2.375.
Name
Description
Min.
12
12
Typ.
Max.
24
24
Unit
mA
mA
Output High Current
[2, 4]
Output Low Current
[2, 4]
V
OH
= V
DD
– 0.5, V
DD
= 3.3 V, V
DDL
= 2.5V
V
OL
= 0.5, V
DD
= 3.3 V, V
DDL
=2.5V
相關PDF資料 |
PDF描述 |
|---|---|
| CY27EE16FZECT | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16ZE | CAT5E PATCH CORD 100MHZ 5 FOOT BEIGE |
| CY27EE16FZEC | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZEI | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZEIT | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY27EE16FZEC | 制造商:Cypress Semiconductor 功能描述:Programmable PLL Clock Generator Single 20-Pin TSSOP |
| CY27EE16FZECT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZEI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZEIT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16FZXEC | 制造商:Cypress Semiconductor 功能描述:Programmable PLL Clock Generator Single 20-Pin TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。