- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385264 > CY23S09 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號(hào)： | CY23S09 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時(shí)鐘和緩沖器 |
| 文件頁數(shù)： | 2/9頁 |
| 文件大小： | 169K |
| 代理商： | CY23S09 |
CY23S05
CY23S09
Document #: 38-07296 Rev. *B
Page 2 of 9
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero Delay
between the input and output. Since the CLKOUT pin is the
internal feedback to the PLL, its relative loading can adjust the
input-output delay. This is shown in the above graph.
For applications requiring zero input-output delay, all outputs,
including CLKOUT, must be equally loaded. Even if CLKOUT
is not used, it must have a capacitive load equal to that on
other outputs, for obtaining zero input-output delay. If input to
output delay adjustments are required, use the above graph to
calculate loading differences between the CLKOUT pin and
other outputs.
For zero output-output skew, be sure to load all outputs
equally. For further information, refer to the application note
“
CY23S05 and CY23S09 as PCI and SDRAM Buffers.
”
Spread Aware
Many systems being designed now utilize a technology called
Spread Spectrum Frequency Timing Generation. Cypress has
been one of the pioneers of SSFTG development, and we
designed this product so as not to filter off the Spread
Spectrum feature of the Reference input, assuming it exists.
When a zero delay buffer is not designed to pass the SS
feature through, the result is a significant amount of tracking
skew which may cause problems in systems requiring
synchronization.
For more details on Spread Spectrum timing technology,
please see the Cypress application note entitled,
“
EMI
Suppression Techniques with Spread Spectrum Frequency
Timing Generator (SSFTG) ICs.
”
Select Input Decoding for CY23S09
S2
S1
CLOCK A1
–
A4
CLOCK B1
–
B4
CLKOUT
[1]
Output Source
PLL Shut-down
0
0
Three-state
Three-state
Driven
PLL
N
0
1
Driven
Three-state
Driven
PLL
N
1
0
Driven
Driven
Driven
Reference
Y
1
1
Driven
Driven
Driven
PLL
N
Note:
1.
This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2410 | Clocks and Buffers |
| CY2411 | Clocks and Buffers |
| CY24115 | Clocks and Buffers |
| CY24119 | Clocks and Buffers |
| CY2412SC | MISCELLANEOUS CLOCK GENERATOR|SOP|8PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY23S09_04 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low-Cost 3.3V Spread Aware⑩ Zero Delay Buffer |
| CY23S09_09 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
| CY23S09OC-1 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
| CY23S09OC-1H | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
| CY23S09OXC-1 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。