參數(shù)資料
型號(hào)： CY2308SI-1H
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 時(shí)鐘及定時(shí)
英文描述： 3.3V Zero Delay Buffer
中文描述： 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
封裝： 0.150 INCH, MS-012, SOIC-16
文件頁(yè)數(shù)： 16/17頁(yè)
文件大?。?/td> 502K
代理商： CY2308SI-1H
CY2308
Document Number: 38-07146 Rev. *K
Page 8 of 17
t3
Rise time[16, 17]
(–1H, –5H)
Measured between 0.8 V and
2.0 V, 30 pF load
–
1.50
ns
t4
Fall time[16, 17]
(–1, –2, –3, –4)
Measured between 0.8 V and
2.0 V, 30 pF load
–
2.50
ns
t4
Fall time[16, 17]
(–1, –2, –3, –4)
Measured between 0.8 V and
2.0 V, 15 pF load
–
1.50
ns
t4
Fall time[16, 17]
(–1H, –5H)
Measured between 0.8 V and
2.0 V, 30 pF load
–
1.25
ns
t5
Output to output skew on same
Bank (–1, –2, –3, –4)[16, 17]
All outputs equally loaded
–
200
ps
Output to output skew
(–1H, –5H)
All outputs equally loaded
–
200
ps
Output Bank A to output
Bank B skew (–1, –4, –5H)
All outputs equally loaded
–
200
ps
Output Bank A to output
Bank B skew (–2, –3)
All outputs equally loaded
–
400
ps
t6
Delay, REF rising edge to
FBK rising edge[16, 17]
Measured at VDD/2
–
0
250
ps
t7
Device to device skew[16, 17] Measured at VDD/2 on the FBK
pins of devices
–0
700
ps
t8
Output slew rate[16, 17]
Measured between 0.8 V and
2.0 V on –1H, –5H device using
Test Circuit 2
1–
–
V/ns
tJ
Cycle to cycle Jitter[16, 17]
(–1, –1H, –4, –5H)
Measured at 66.67 MHz, loaded
outputs, 15 pF load
–75
200
ps
Measured at 66.67 MHz, loaded
outputs, 30 pF load
––
200
ps
Measured at 133.3 MHz, loaded
outputs, 15 pF load
––
100
ps
tJ
Cycle to cycle Jitter[16, 17]
(–2, –3)
Measured at 66.67 MHz, loaded
outputs, 30 pF load
––
400
ps
Measured at 66.67 MHz, loaded
outputs, 15 pF load
––
400
ps
tLOCK
PLL lock time[16, 17]
Stable power supply, valid clocks
presented on REF and FBK pins
––
1.0
ms
Switching Characteristics for Industrial Temperature Devices (continued)
Parameter[15]
Name
Test Conditions
Min
Typ
Max
Unit
Notes
16. Parameter is guaranteed by design and characterization. Not 100% tested in production.
17. All parameters are specified with loaded outputs.
相關(guān)PDF資料
PDF描述
CY2308SI-2 3.3V Zero Delay Buffer
CY2308SI-4 3.3V Zero Delay Buffer
CY2308 3.3V Zero Delay Buffer
CY2309AZI-1H 2309 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
CY23S09SXC-1T 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY2308SI-1HT 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Driver Single 10MHz to 133MHz 16-Pin SOIC T/R
CY2308SI-1T 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Driver Single 10MHz to 133MHz 16-Pin SOIC T/R
CY2308SI-2 功能描述:時(shí)鐘緩沖器 3.3VZDB COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
CY2308SI-2[19] 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3 V Zero Delay Buffer
CY2308SI-2T 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Driver Single 10MHz to 133MHz 16-Pin SOIC T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*