- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378475 > CXL5507P (Sony Corporation) Semiconductor Fuse; Current Rating:25A; Voltage Rating:500V; Fuse Size/Group:1/4 x 1-1/4 "; Fuse Type:Fast Acting; Fuse Terminals:Ferrule; Body Material:Ceramic; Diameter:6mm; Leaded Process Compatible:No; Length:32mm RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | CXL5507P |
| 廠商： | Sony Corporation |
| 英文描述： | Semiconductor Fuse; Current Rating:25A; Voltage Rating:500V; Fuse Size/Group:1/4 x 1-1/4 "; Fuse Type:Fast Acting; Fuse Terminals:Ferrule; Body Material:Ceramic; Diameter:6mm; Leaded Process Compatible:No; Length:32mm RoHS Compliant: No |
| 中文描述： | CMOS與CCD延遲線上半年對NTSC |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 104K |
| 代理商： | CXL5507P |
CMOS-CCD 1H Delay Line for NTSC
Description
The CXL5507M/P are CMOS-CCD delay line ICs
that provide 1H delay time for NTSC signals including
the external low-pass filter.
Features
Single 5V power supply
Low power consumption 50mW (Typ.)
Built-in peripheral circuits
Functions
453-bit CCD register
Clock driver
Auto-bias circuit
Input clamp circuit
Sample-and-hold circuit
Structure
CMOS-CCD
Absolute Maximum Ratings
(Ta = 25°C)
Supply voltage
Operating temperature Topr
Storage temperature
Allowable power dissipation
V
DD
6
V
–10 to +60
–55 to +150
°C
°C
Tstg
P
D
CXL5507M
CXL5507P
350
480
mW
mW
Recommended Operating Condition
(Ta = 25°C)
Supply voltage
V
DD
5 ± 5%
V
Recommended Clock Conditions
(Ta = 25°C)
Input clock amplitude
V
CLK
0.3 to 1.0
(0.5Vp-p typ.)
7.159090
Vp-p
Clock frequency
Input clock waveform
f
CLK
Sine wave
MHz
Input Signal Amplitude
V
SIG
500mVp-p (Typ.), 527mVp-p (Max.)
(at internal clamp condition)
– 1 –
E90908A7X-PS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CXL5507M/P
Blook Diagram and Pin Configuration
(Top View)
(S/H 1bit)
C
1
2
3
O
4
5
7
8
CCD
(453bit)
6
V
V
D
A
V
S
V
I
Output circuit
Auto-bias circuit
Timing circuit
Bias circuit
Clock driver
Bias circuit (A)
Bias circuit (B)
Clamp circuit
CXL5507M
8 pin SOP (Plastic)
CXL5507P
8 pin DIP (Plastic)
相關PDF資料 |
PDF描述 |
|---|---|
| CXL5508P | CMOS-CCD 1H Delay Line for PAL |
| CXL5508M | CMOS-CCD 1H Delay Line for PAL |
| CXL5509M | CMOS-CCD 1H/2H Delay Line for NTSC |
| CXL5509P | CMOS-CCD 1H/2H Delay Line for NTSC |
| CXL5512M | CMOS-CCD 1H Delay Line for NTSC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CXL5508M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5508M/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5508P | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5509M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H/2H Delay Line for NTSC |
| CXL5509M/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-CCD 1H/2H Delay Line for NTSC |
發(fā)布緊急采購，3分鐘左右您將得到回復。