- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378989 > CXL5005P (Sony Corporation) CMOS-CCD 1H Delay Line for NTSC with PLL PDF資料下載
參數(shù)資料
| 型號： | CXL5005P |
| 廠商： | Sony Corporation |
| 英文描述： | CMOS-CCD 1H Delay Line for NTSC with PLL |
| 中文描述： | CMOS的用于NTSC防治荒漠化公約與上半年延遲線鎖相環(huán) |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 112K |
| 代理商： | CXL5005P |
CMOS-CCD 1H Delay Line for NTSC with PLL
Description
The CXL5005M/P are general-purpose CCD delay
line ICs which provide 1H delay time of NTSC.
Features
Low power consumption 90mW (Typ.)
Small size package (14-pin SOP, DIP)
Low differential gain DG = 3% (Typ.)
Input signal ampiitude 180 IRE (= 1.28Vp-p, max.)
Low input clock amplitude operation 200mVp-p (Min.)
Built-in triple PLL circuit
Built-in peripheral circuits (clock driver, timing
generator, auto-bias and output circuits)
Functions
680-bit CCD register
Clock drivers
Autobias circuit
Sync tip clamp circuit
Sample-and-hold circuit
PLL (triple)
Structure
CMOS-CCD
Absolute Maximum Ratings
(Ta = 25°C)
Supply voltage
Supply voltage
Operating temperature
Storage temperature
Allowable power dissipation
V
DD
V
CL
Topr –10 to +60
Tstg –55 to +150 °C
P
D
CXL5005M 400 mW
CXL5005P 800 mW
11
6
V
V
°C
Recommended Operating Conditions
Supply voltage
V
DD
V
CL
9 ± 5%
5 ± 5%
V
V
Recommended Clock Conditions
Input clock amplitude
V
CLK
200mVp-p to 1.0Vp-p
(300mVp-p typ.)
3.579545MHz
Clock frequency
f
CLK
– 1 –
E88Z40A79-PS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CXL5005M/P
CXL5005M
14 pin SOP (Plastic)
CXL5005P
14 pin DIP (Plastic)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXL5502M | CMOS-CCD 1H Delay Line for NTSC |
| CXL5502N | CMOS-CCD 1H Delay Line for NTSC |
| CXL5502P | CMOS-CCD 1H Delay Line for NTSC |
| CXL5504M | CMOS-CCD 1H Delay Line for NTSC |
| CXL5504P | CMOS-CCD 1H Delay Line for NTSC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXL5502M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for NTSC |
| CXL5502M/N/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-CCD 1H Delay Line for NTSC |
| CXL5502N | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for NTSC |
| CXL5502P | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for NTSC |
| CXL5504M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for NTSC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。