參數資料
| 型號： | CS5376A-IQZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數： | 32/49頁 |
| 文件大小： | 0K |
| 描述： | IC FILTER DGTL MULTI-CH 64-TQFP |
| 標準包裝： | 160 |
| 濾波器類型： | 數字 |
| 濾波器數： | 4 |
| 濾波器階數： | 2nd |
| 電源電壓： | 3 V ~ 5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應商設備封裝： | 64-TQFP（10x10） |
| 包裝： | 管件 |
| 配用： | 598-1778-ND - EVALUATION BOARD FOR CS5376 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
38
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
USB Interrupt Enable (Rising) Register
– INTR_EN_R_CTRL (0Dh-0Fh Read, 0Dh Write,
0Eh Set, 0Fh Clear)
These
register
bits
control
the
interrupt
event
notification settings of the FUSB2805 for LOW-to-HIGH
signal changes. By default, all transitions are enabled.
Interrupt circuitry can be powered down in any mode
when both rising and falling edge enables are disabled.
To ensure interrupts are detectable when CLOCK is
powered down, the link should enable both rising and
falling edges.
Table 20. USB Interrupt Enable (Rising) Register
Field Name
Bits
Access Reset
Description
HostDisconnect Rise
0
rd/wr/s/c
1b
Generates an interrupt event notification when HostDisconnect
changes from LOW to HIGH. Applicable only in host mode
(DpPulldown and DmPulldown both set to 1b).
VBUSValid Rise
1
rd/wr/s/c
1b
Generates an interrupt event notification when VBUSValid changes
from LOW to HIGH.
SessValid Rise
2
rd/wr/s/c
1b
Generates an interrupt event notification when SessValid changes
from LOW to HIGH. SessValid is the same as UTMI+ AValid.
SessEnd Rise
3
rd/wr/s/c
1b
Generates an interrupt event notification when SessEnd changes
from LOW to HIGH.
IDGnd Rise
4
rd/wr/s/c
1b
Generates an interrupt event notification when IDGnd changes
from LOW to HIGH. IDGnd is valid 50 ms after IDPullup is set to
1b; otherwise, IDGnd is undefined and should be ignored.
RESERVED
7:5
rd/wr/s/c
0b
Reserved
USB Interrupt Enable (Falling) Register
– INTR_EN_F_CTRL (10h-12h Read, 10h Write,
11h Set, 12h Clear)
These
register
bits
control
the
interrupt
event
notification settings of the FUSB2805 for HIGH-to-LOW
signal changes. By default, all transitions are enabled.
Interrupt circuitry can be powered down in any mode
when both rising and falling edge enables are disabled.
To ensure interrupts are detectable when CLOCK is
powered down, the link should enable both rising and
falling edges.
Note:
24. RxActive and RxError must always be
communicated immediately, these events are not
included in this register.
Table 21. USB Interrupt Enable (Falling) Register
Field Name
Bits
Access
Reset
Description
HostDisconnect Fall
0
rd/wr/s/c
1b
Generates an interrupt event notification when HostDisconnect
changes from HIGH to LOW. Applicable only in host mode
(DpPulldown and DmPulldown both set to 1b).
VBUSValid Fall
1
rd/wr/s/c
1b
Generates an interrupt event notification when VBUSValid changes
from HIGH to LOW.
SessValid Fall
2
rd/wr/s/c
1b
Generates an interrupt event notification when SessValid changes
from HIGH to LOW. SessValid is the same as UTMI+ AValid.
SessEnd Fall
3
rd/wr/s/c
1b
Generates an interrupt event notification when SessEnd changes
from HIGH to LOW.
IDGnd Fall
4
rd/wr/s/c
1b
Generates an interrupt event notification when IDGnd changes
from HIGH to LOW. IDGnd is valid 50ms after IDPullup is set to
1b; otherwise, IDGnd is undefined and should be ignored.
RESERVED
7:5
rd/wr/s/c
0b
Reserved
相關PDF資料 |
PDF描述 |
|---|---|
| CS61577-IL1Z | IC LINE INTERFACE T1/E1 28PLCC |
| CS61584A-IQ3Z | IC LINE INTERFACE T1/E1 64LQFP |
| CS61884-IRZ | IC LN INTERF T1/E1/J1 160-LFBGA |
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
| CS8190EDWF20G | IC TACH/SPEEDO DRVR PREC 20SOICW |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CS5376A-IQZR | 功能描述:特殊用途放大器 LP Multi-Ch. Decimation Filter RoHS:否 制造商:Texas Instruments 通道數量:Single 共模抑制比（最小值）: 輸入補償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
| CS5376-BQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS5378 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378_08 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378-IS | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道數量:Single 共模抑制比（最小值）: 輸入補償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。