IDT / ICS 3.3V LVPECL CLOCK GENERATOR
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� CS5351-BZZ
寤犲晢锛� Cirrus Logic Inc
鏂囦欢闋佹暩(sh霉)锛� 3/16闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC ADC AUD 108DB 204KHZ 24-TSSOP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 62
浣嶆暩(sh霉)锛� 24
閲囨ǎ鐜囷紙姣忕锛夛細 204k
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 2
鍔熺巼鑰楁暎锛堟渶澶э級锛� 243mW
闆诲闆绘簮锛� 妯℃摤鍜屾暩(sh霉)瀛�
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 24-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 24-TSSOP
鍖呰锛� 绠′欢
杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� 2 鍊�(g猫)鍠锛屽柈妤�
閰嶇敤锛� 598-1781-ND - EVALUATION BOARD FOR CS5351
鍏跺畠鍚嶇ū锛� 598-1084-5
IDT / ICS 3.3V LVPECL CLOCK GENERATOR
11
ICS843001AG REV B March 2, 2009
ICS843001
FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR
3. Calculations and Equations.
The purpose of this section is to derive the power dissipated into the load.
LVPECL output driver circuit and termination are shown in
Figure 4.
To calculate worst case power dissipation into the load, use the following equations which assume a 50
load, and a termination
voltage of V
CC
- 2V.
For logic high, V
OUT
= V
OH_MAX
= V
CC_MAX
鈥� 0.9V
(V
CCO_MAX
- V
OH_MAX
) = 0.9V
For logic low, V
OUT
= V
OL_MAX
= V
CC_MAX
鈥� 1.7V
(V
CCO_MAX
- V
OL_MAX
) = 1.7V
Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.
Pd_H = [(V
OH_MAX
鈥� (V
CC_MAX
- 2V))/R
L
] * (V
CC_MAX
- V
OH_MAX
) = [(2V - (V
CC_MAX
- V
OH_MAX
))/R
L
] * (V
CC_MAX
- V
OH_MAX
) =
[(2V - 0.9V)/50
] * 0.9V = 19.8mW
Pd_L = [(V
OL_MAX
鈥� (V
CC_MAX
- 2V))/R
L
] * (V
CC_MAX
- V
OL_MAX
) = [(2V - (V
CC_MAX
- V
OL_MAX
))/R
L
] * (V
CC_MAX
- V
OL_MAX
) =
[(2V - 1.7V)/50
] * 1.7V = 10.2mW
Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION
Q1
V
OUT
V
CC
RL
50
V
CC - 2V
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
CS5361-DZZ IC ADC AUD 114DB 204KHZ 24-TSSOP
CS5364-CQZR IC ADC 4CH 114DB 216KHZ 48-LQFP
CS5366-DQZR IC ADC 6CH 114DB 216KHZ 48-LQFP
CS5368-DQZ IC ADC 8CH 114DB 216KHZ 48-LQFP
CS5381-KSZ IC ADC AUD 120DB 192KHZ 24-SOIC
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
CS5351-BZZR 鍔熻兘鎻忚堪:闊抽牷鏁�(sh霉)/妯¤綁(zhu菐n)鎻涘櫒 IC IC 24Bit 108dB 192kHz Multi-Bit ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)閲�: 鍒嗚鲸鐜�:16 bit 鎺ュ彛椤炲瀷:I2S, UBS 杞�(zhu菐n)鎻涢€熺巼: 淇″櫔姣�:98 dB 宸ヤ綔闆绘簮闆诲:5 V DAC 杓稿嚭绔暩(sh霉)閲�:2 宸ヤ綔婧害鑼冨湇:- 25 C to + 85 C 闆绘簮闆绘祦:23 mA 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TQFP-32 灏佽:Reel
CS5351DZZ 鍒堕€犲晢:CIR 鍔熻兘鎻忚堪:
CS5351-DZZ 鍔熻兘鎻忚堪:闊抽牷妯�/鏁�(sh霉)杞�(zhu菐n)鎻涘櫒 IC 24-Bit 108dB 192kHz Multi-Bit ADC RoHS:鍚� 鍒堕€犲晢:Wolfson Microelectronics 杞�(zhu菐n)鎻涢€熺巼: 鍒嗚鲸鐜�: ADC 杓稿叆绔暩(sh霉)閲�: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�: 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�: 灏佽 / 绠遍珨: 灏佽:
CS5351-DZZR 鍔熻兘鎻忚堪:闊抽牷妯�/鏁�(sh霉)杞�(zhu菐n)鎻涘櫒 IC IC 24Bit 108dB 192kHz Multi-Bit ADC RoHS:鍚� 鍒堕€犲晢:Wolfson Microelectronics 杞�(zhu菐n)鎻涢€熺巼: 鍒嗚鲸鐜�: ADC 杓稿叆绔暩(sh霉)閲�: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�: 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�: 灏佽 / 绠遍珨: 灏佽:
CS5351-KS 鍒堕€犲晢:Cirrus Logic 鍔熻兘鎻忚堪:24-BIT 192KHZ 108DB AUDIO CONV - Rail/Tube
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�(h脿o)锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩笺€備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

*鍨嬭櫉(h脿o) *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉(h脿o) 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳