參數(shù)資料
型號: CS5165GDW16
廠商: ZF Electronics Corporation
英文描述: Fast, Precise 5-Bit Synchronous Buck Controller for the Next Generation Low Voltage Pentium II Processors
中文描述: 快速,精確的5位同步降壓控制器,用于下一代低電壓奔騰II處理器
文件頁數(shù): 11/19頁
文件大?。?/td> 278K
代理商: CS5165GDW16
Overvoltage Protection
Overvoltage protection (OVP) is provided as result of the
normal operation of the V
2
control topology and requires
no additional external components. The control loop
responds to an overvoltage condition within 100ns, causing
the top MOSFET to shut off, disconnecting the regulator
from its input voltage. The bottom MOSFET is then activat-
ed, resulting in a “crowbar” action to clamp the output
voltage and prevent damage to the load (see Figures 12
and 13). The regulator will remain in this state until the
overvoltage condition ceases or the input voltage is pulled
low. The bottom FET and board trace must be properly
designed to implement the OVP function. If a dedicated
OVP output is required, it can be implemented using the
circuit in figure 14. In this figure the OVP signal will go
high (overvoltage condition), if the output voltage (V
CORE
)
exceeds 20% of the voltage set by the particular DAC code
and provided that PWRGD is low. It is also required that
the overvoltage condition be present for at least the
PWRGD delay time for the OVP signal to be activated. The
resistor values shown in figure 14 are for V
DAC
= +2.8V
(DAC = 10111). The V
OVP
(overvoltage trip-point) can be
set using the following equation:
V
OVP
= V
BEQ3
(
1 +
)
Figure 12: OV P response to an input-to-output short circuit by immedi-
ately providing 0% duty cycle, crow-barring the input voltage to
ground.
Figure 13: OV P response to an input-to-output short circuit by pulling
the input voltage to ground.
Figure 14: Circuit to implement a dedicated OV P output using the
CS5165.
Output Enable Circuit
The Enable pin (pin 8) is used to enable or disable the regu-
lator output voltage, and is consistent with TTL DC specifi-
cations. It is internally pulled-up. If pulled low (below
0.8V), the output voltage is disabled. At the same time the
Power Good and Soft Start pins are pulled low, so that
when normal operation resumes power-up of the CS5165
goes through the Soft Start sequence. Upon pulling the
Enable pin low, the internal IC bias is completely shut off,
resulting in total shutdown of the Controller IC.
Power Good Circuit
The Power Good pin (pin 13) is an open-collector signal
consistent with TTL DC specifications. It is externally
pulled -up, and is pulled low (below 0.3V) when the regu-
lator output voltage typically exceeds ± 8.5% of the nomi-
nal output voltage. Maximum output voltage deviation
before Power Good is pulled low is ± 12%.
+5V
+5V
VCORE
CS5165
PWRGD
Q1
2N3906
2N3904
Q2
2N3906
Q3
R1
R2
OVP
10K
20K
10K
5K
10K
15K
56K
Trace 4 = 5V from PC Power Supply (2V/div.)
Trace 1 = Regulator Output Voltage (1V/div.)
Trace 4 = 5V from PC Power Supply (5V/div.)
Trace1 = Regulator Output Voltage (1V/div.)
Trace 2 = Inductor Switching Node (5V/div.)
R2
R1
C
11
Application Information: continued
相關PDF資料
PDF描述
CS5165GDWR16 Fast, Precise 5-Bit Synchronous Buck Controller for the Next Generation Low Voltage Pentium II Processors
CS5165HGDW16 Fast, Precise 5-Bit Synchronous Buck Controller for the Next Generation Low Voltage Pentium II Processors
CS5165 Fast, Precise 5-Bit Synchronous Buck Controller for the Next Generation Low Voltage Pentium II Processors
CS5165H Fast, Precise 5-Bit Synchronous Buck Controller for the Next Generation Low Voltage Pentium II Processors
CS5165HGDWR16 Fast, Precise 5-Bit Synchronous Buck Controller for the Next Generation Low Voltage Pentium II Processors
相關代理商/技術參數(shù)
參數(shù)描述
CS-5165HDW16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Mode SMPS Controller
CS-5165HDWR16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Mode SMPS Controller
CS5165HGDW16 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS5165HGDWR16 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS5166 功能描述:SCREWDRIVER,5/16"X6",SLOTTED 制造商:apex tool group 系列:* 零件狀態(tài):在售 標準包裝:1