- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16879 > CMOD232+ (Maxim Integrated Products)EVAL SYSTEM FOR MAX9850 PDF資料下載
參數(shù)資料
| 型號： | CMOD232+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 8/36頁 |
| 文件大小： | 0K |
| 描述： | EVAL SYSTEM FOR MAX9850 |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MAX9850
control pin of a 3-wire headphone jack as shown in
Figure 2. With no headphone present, the output
impedance of the headphone amplifier pulls HPS to
less than 0.3 x DVDD. When a headphone is inserted
into the jack, the control pin is disconnected from the
tip contact and HPS is pulled to DVDD through the inter-
nal 100k
Ω pullup. No external resistor is required.
Leave HPS floating if automatic headphone sensing is
not used. HPS must be high and HPEN (register 0x5,
bit B3) must be set to 1 for the headphone amplifiers
(HPR and HPL) to output an audio signal.
The MAX9850 includes an HPS debounce circuit that
ignores short duration changes on HPS. The debounce
circuit ensures that a headphone is properly connected
before powering up and enabling the headphone
amplifiers. Program DBDEL(1:0) in the general-purpose
register (register 0x3, bits B4 and B3) to set the HPS
debounce delay time. The delay time is based on a
division of the charge-pump frequency, fCP. See the
Charge Pump section for details on programming the
charge-pump frequency. Table 2 lists the available
delay times of the debounce circuit.
There is no delay on removal of a headphone when
using automatic headphone sense. The headphone
amplifiers are immediately placed into shutdown when
HPS goes high.
SHPS in the status A register (register 0x0, bit B4)
reports the status of HPS. SHPS = 0 when HPS is low
and SHPS = 1 when HPS is high.
GPIO
Configure GPIO as an input or an output with the GPD
bit in the general-purpose register (register 0x3, bit B5).
GPD = 1 configures GPIO as an open-drain output
while GPD = 0 makes GPIO an input. Connect an exter-
nal pullup resistor from GPIO to DVDD when GPIO is
configured as an output.
GPIO as an output allows the MAX9850 to drive an LED
or other state indicator. It also can be used to provide
an interrupt signal to alert a C when an event has
occurred. Potential events include changes in internal
PLL lock state, connecting headphones to HPS, head-
phone outputs reaching the minimum volume, or an
overcurrent on the headphone outputs. Any of these
events can be programmed to pulse GPIO’s output
state when GPIO is configured as an open-drain output.
Using GPIO as an input allows the MAX9850 to receive a
signal from a C’s digital I/O or other device. The status
of GPIO is read through SGPIO in the status A register
(register 0x0, bit B6).
GPIO as an Output
Set GPD = 1 (register 0x3, bit B5) to configure GPIO as
an output. Program the output operating mode of GPIO
with GM(1:0) in the general-purpose register (register
0x3, bits B7 and B6). GPIO can be programmed to out-
put logic-high, a logic-low, or it can be programmed to
output an interrupt signal by changing state when the
ALERT bit in the status A register (register 0x0, bit B7)
sets. Table 3 lists GPIO’s modes of operation.
Stereo Audio DAC with DirectDrive
Headphone Amplifier
16
______________________________________________________________________________________
DVDD
100k
Ω
SHDN*
HPS
MAX9850
*SHDN = 1 FOR THIS DIAGRAM
Figure 2. Headphone Sense (HPS) Input
Table 2. HPS Debounce Times
DBDEL(0)
DEBOUNCE
TIME
(ms)
DEBOUNCE TIME
BASED ON
fCP = 667kHz (ms)
0
0 (Disabled)
01
2
17 x 1 / fCP
Approx 200
10
2
18 x 1 / fCP
Approx 400
11
2
19 x 1 / fCP
Approx 800
Table 3. GPIO Output Operating Modes
(GPD = 1)
GM(1) GM(0)
MODE DESCRIPTION
0
GPIO = 0
0
1
GPIO = High impedance
1
0
GPIO = 0, ALERT output pulse enabled
11
GPIO = High impedance, ALERT output pulse
enabled
相關PDF資料 |
PDF描述 |
|---|---|
| 562A011-3/86-0 | BOOT MOLDED |
| 0210391020 | CABLE JUMPER 1MM .178M 31POS |
| TCSD-10-D-04.50-01-N-R | CABLE STRIPS - SEE NOTES |
| 0982660809 | CBL 10POS 0.5MM JMPR TYPE A 1' |
| VI-J4Z-EX | CONVERTER MOD DC/DC 2V 30W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CMOD232+ | 功能描述:界面開發(fā)工具 Cmod232+ Eval Kit RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| CMOD3003 | 功能描述:二極管 - 通用，功率，開關 ULTRAMINI SURFACE MOUNT RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Switching Diodes 峰值反向電壓:600 V 正向連續(xù)電流:200 A 最大浪涌電流:800 A 配置: 恢復時間:2000 ns 正向電壓下降:1.25 V 最大反向漏泄電流:300 uA 最大功率耗散: 工作溫度范圍: 安裝風格:SMD/SMT 封裝 / 箱體:ISOTOP 封裝:Tube |
| CMOD3003 BK | 制造商:Central Semiconductor Corp 功能描述:Diode Switching 180V 0.6A Box |
| CMOD3003 TR | 制造商:Central Semiconductor Corp 功能描述:Diodes - General Purpose, Power, Switching ULTRAMINI SURFACE MOUNT |
| CMOD3003_10 | 制造商:CENTRAL 制造商全稱:Central Semiconductor Corp 功能描述:SURFACE MOUNT LOW LEAKAGE SILICON SWITCHING DIODE |
發(fā)布緊急采購，3分鐘左右您將得到回復。