參數(shù)資料
型號(hào): CMOD232+
廠商: Maxim Integrated Products
文件頁數(shù): 24/36頁
文件大?。?/td> 0K
描述: EVAL SYSTEM FOR MAX9850
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
系列: *
MAX9850
Start and Stop Conditions
SDA and SCL idle high when the bus is not in use. A
master initiates communication by issuing a START con-
dition. A START condition is a high-to-low transition on
SDA with SCL high. A STOP condition is a low-to-high
transition on SDA while SCL is high (Figure 6). A START
condition from the master signals the beginning of a
transmission to the MAX9850. The master terminates
transmission, and frees the bus, by issuing a STOP con-
dition. The bus remains active if a REPEATED START
condition is generated instead of a STOP condition.
Early STOP Conditions
The MAX9850 recognizes a STOP condition at any point
during data transmission except if the STOP condition
occurs in the same high pulse as a START condition. For
proper operation, do not send a STOP condition during
the same SCL high pulse as the START condition.
Slave Address
The MAX9850 is programmable to one of three slave
addresses (see Table 23). These slave addresses are
unique device IDs. Connect ADD to GND, AVDD, or
SDA to set the I2C slave address. The address is
defined as the seven most significant bits (MSBs) fol-
lowed by the Read/
Write bit. Set the Read/Write bit to 1
to configure the MAX9850 to read mode. Set the
Read/
Write bit to 0 to configure the MAX9850 to write
mode. The address is the first byte of information sent to
the MAX9850 after the START condition.
Acknowledge
The acknowledge bit (ACK) is a clocked 9th bit that the
MAX9850 uses to handshake receipt of each byte of
data when in write mode (see Figure 7). The MAX9850
pulls down SDA during the entire master-generated 9th
clock pulse if the previous byte is successfully
received. Monitoring ACK allows for detection of unsuc-
cessful data transfers. An unsuccessful data transfer
occurs if a receiving device is busy or if a system fault
has occurred. In the event of an unsuccessful data
transfer, the bus master may retry communication.
The master pulls down SDA during the 9th clock cycle to
acknowledge receipt of data when the MAX9850 is in
read mode. An acknowledge is sent by the master after
each read byte to allow data transfer to continue. A not-
acknowledge is sent when the master reads the final byte
of data from the MAX9850, followed by a STOP condition.
Stereo Audio DAC with DirectDrive
Headphone Amplifier
30
______________________________________________________________________________________
SCL
SDA
SSr
P
Figure 6. START, STOP, and REPEATED START Conditions
Table 23. MAX9850 Address Map
MAX9850 SLAVE ADDRESS
ADD
A6
A5
A4
A3
A2
A1
A0
R/W
GND
00
10
0
X
AVDD
00
10
0
1
X
SDA
00
10
0
1
X
X = Don’t Care.
1
SCL
START
CONDITION
SDA
28
9
CLOCK PULSE FOR
ACKNOWLEDGMENT
ACKNOWLEDGE
NOT ACKNOWLEDGE
Figure 7. Acknowledge
相關(guān)PDF資料
PDF描述
562A011-3/86-0 BOOT MOLDED
0210391020 CABLE JUMPER 1MM .178M 31POS
TCSD-10-D-04.50-01-N-R CABLE STRIPS - SEE NOTES
0982660809 CBL 10POS 0.5MM JMPR TYPE A 1'
VI-J4Z-EX CONVERTER MOD DC/DC 2V 30W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CMOD232+ 功能描述:界面開發(fā)工具 Cmod232+ Eval Kit RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
CMOD3003 功能描述:二極管 - 通用,功率,開關(guān) ULTRAMINI SURFACE MOUNT RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Switching Diodes 峰值反向電壓:600 V 正向連續(xù)電流:200 A 最大浪涌電流:800 A 配置: 恢復(fù)時(shí)間:2000 ns 正向電壓下降:1.25 V 最大反向漏泄電流:300 uA 最大功率耗散: 工作溫度范圍: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:ISOTOP 封裝:Tube
CMOD3003 BK 制造商:Central Semiconductor Corp 功能描述:Diode Switching 180V 0.6A Box
CMOD3003 TR 制造商:Central Semiconductor Corp 功能描述:Diodes - General Purpose, Power, Switching ULTRAMINI SURFACE MOUNT
CMOD3003_10 制造商:CENTRAL 制造商全稱:Central Semiconductor Corp 功能描述:SURFACE MOUNT LOW LEAKAGE SILICON SWITCHING DIODE