參數(shù)資料
型號: CLC5957MTD
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: ADC
英文描述: 12-bit, 70MSPS Broadband Monolithic A/D Converter
中文描述: 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO48
封裝: TSSOP-48
文件頁數(shù): 7/12頁
文件大?。?/td> 631K
代理商: CLC5957MTD
7
http://www.national.com
Analog Inputs and Bias
Figure 1 depicts the analog input and bias scheme. Each
of the differential analog inputs are internally biased to a
nominal voltage of 2.40 volts DC through a 500
resistor
to a low impedance buffer. This enables a simple
interface to a broadband RF transformer with a center-
tapped output winding that is decoupled to the analog
ground. If the application requires the inputs to be DC
coupled, the V
cm
output can be used to establish the
proper common -mode input voltage for the ADC. The
V
cm
voltage reference is generated from an internal
bandgap source that is very accurate and stable.
Figure 1: CLC5957 Bias Scheme
The V
cm
output may also be used to power down the
ADC. When the V
cm
pin is pulled above 3.5V, the internal
bias mirror is disabled and the total current is reduced to
less than 10mA. Figure 2 depicts how this function can
be used. The diode is necessary to prevent the logic gate
from altering the ADC bias value.
Figure 2: Power Shutdown Scheme
ENCODE Clock Inputs
The CLC5957’s differential input clock scheme is
compatible with all commonly used clock sources.
Although small differential and single-ended signals are
adequate, for best aperture jitter performance a low noise
differential clock with a high slew rate is preferred. As
depicted in Figure 3, both ENCODE clock inputs are
internally biased to V
CC
/2 though a pair of 5K
resistors.
The clock input buffer operates with any common-mode
voltage between the supply and ground.
Figure 3: CLC5957 ENCODE Clock Inputs
The internal bias resistors simplify the clock interface to
another center-tapped transformer as depicted in Figure
4. A low phase noise, RF synthesizer of moderate ampli-
tude (1 - 4V
pp
) can drive the ADC through this interface.
Figure 4: Transfer Coupled Clock Scheme
V
cm
1.23V
Bandgap
Reference
ADC
Bias Mirror
2K
To T/H
and ADC
A
in
A
in
2.4V
5
μ
+
-
500
500
V
ref
5V CMOS
"1" = on
"0" = off
CLC5957
BJT Current Mirror
V
CCA
GNDA
ENC
ENC
5k
5k
5k
5k
ENC
ENC
CLC5957
~
CLC5957 Applications
相關(guān)PDF資料
PDF描述
CLC5958SLB 14-bit, 52MSPS A/D Converter
CLC5958PCASM 14-bit, 52MSPS A/D Converter
CLC5958 14-bit, 52MSPS A/D Converter(14位52 MSPSA/D轉(zhuǎn)換器)
CLC935 12-bit, 15MSPS A/D Converter
CLC935B8C 12-bit, 15MSPS A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CLC5957MTD/NOPB 功能描述:CONV A/D 12BIT 70MSPS 48TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
CLC5957MTDX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, 70MSPS Broadband Monolithic A/D Converter
CLC5957MTDX/NOPB 功能描述:IC CONV A/D 12BIT MONO 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
CLC5957PCASM 功能描述:EVALUATION BOARD FOR CLC5957 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
CLC5958 制造商:NSC 制造商全稱:National Semiconductor 功能描述:14-bit, 52MSPS A/D Converter