參數(shù)資料
型號: CLC5802IMX
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 運動控制電子
英文描述: Dual Low-Noise, Voltage Feedback Op Amp
中文描述: DUAL OP-AMP, 3500 uV OFFSET-MAX, 120 MHz BAND WIDTH, PDSO8
封裝: SOIC-8
文件頁數(shù): 10/12頁
文件大?。?/td> 420K
代理商: CLC5802IMX
Application Information
(Continued)
A resistive divider made from the 143
and 60.4
resistors
was chosen to reduce the loop-gain and stabilize the net-
work. The CLC5802 composite integrator provides integra-
tion over five decades of operation. R and C set the integra-
tor’s gain. Figure 4 shows the frequency and phase
response of the circuit in Figure 3 with R = 44.2
and C =
360pF.
K: R2/(R1 + R2)
A
0
: Op amp low Frequency open loop gain
Positive Peak Detector
The CLC5802’s dual amplifiers can be used to implement a
unity-gain peak detector circuit as shown in Figure 5
The acquisition speed of this circuit is limited by the dynamic
resistance of the diode when charging C
hold
. A plot of the cir-
cuit’s performance is shown in Figure 6with a 1MHz sinusoi-
dal input.
A current source, built around Q1, provides the necessary
bias current for the second amplifier and prevents saturation
when power is applied. The resistor, R, closes the loop while
diode D
2
prevents negative saturation when V
IN
is less than
V
C
. A MOS-type switch (not shown) can be used to reset the
capacitor’s voltage.
The maximum speed of detection is limited by the delay of
the op amp and the diodes. The use of Schottky diodes will
provide faster response.
Adjustable or Bandpass Equalizer
A “boost” equalizer can be made with the CLC5802 by sum-
ming a bandpass response with the input signal, as shown in
Figure 7
The overall transfer function is shown in Equation (3)
(3)
To build a boost circuit, use the design Equation 4 and 5.
(4)
(5)
Select R
and C using Equation (4) Use reasonable values
for high frequency circuits - R
between 10
and 5k
, C be-
tween 10pF and 2000pF. Use Equation (5) to determine the
parallel combination of R
and R
. Select R
and R
by ei-
ther the 10
to 5k
criteria or by other requirements based
on the impedance V
is capable of driving. Finish the design
by determining the value of K from Equation (6)
DS101341-29
FIGURE 4.
DS101341-30
FIGURE 5.
DS101341-31
FIGURE 6.
DS101341-32
FIGURE 7.
C
www.national.com
10
相關PDF資料
PDF描述
CLC5902 Dual Digital Tuner/AGC
CLC5902VLA Dual Digital Tuner/AGC
CLC5903 Dual Digital Tuner / AGC
CLC5903SM Dual Digital Tuner / AGC
CLC5903VLA Dual Digital Tuner / AGC
相關代理商/技術參數(shù)
參數(shù)描述
CLC5902 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual Digital Tuner/AGC
CLC5902VLA 功能描述:IC TUNER DIGITAL DUAL 128-PQFP RoHS:否 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應商設備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
CLC5903 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual Digital Tuner / AGC
CLC5903CISM/NOPB 功能描述:上下轉換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-128
CLC5903SM 功能描述:上下轉換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-128