- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379897 > CLC533 (National Semiconductor Corporation) High-Speed 4:1 Analog Multiplexer PDF資料下載
參數(shù)資料
| 型號： | CLC533 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | High-Speed 4:1 Analog Multiplexer |
| 中文描述： | 高速4:1模擬多路復(fù)用器 |
| 文件頁數(shù)： | 6/9頁 |
| 文件大?。?/td> | 1306K |
| 代理商： | CLC533 |
http://www.national.com
6
above 1/2 the sampling frequency will be aliased into
the baseband and will corrupt the signal of interest.
When the CLC533 is switched from one channel to
another, the output slews rapidly until it arrives at
the new signal. This high slew rate signal can capac-
itively couple into other nodes in the circuit and can
have a detrimental effect on overall performance.
Since coupling through stray capacitance and
inductances decreases with decreasing dV/dt, the
slew rate should be minimized consistent with system
throughput requirements.
Figure 1: ECL Level Channel SELECT Configuration
Figure 2:TTL/CMOS Level Channel
SELECT Configuration
Output Load
The final frequency response that is realized is a result of
both the compensation capacitor and the load that the
CLC533 is driving. Figure 3 below shows the effect that
C
COMP
has on bandwidth for a fixed load. Graphs on the
preceding pages demonstrate the effect of C
COMP
on
pulse response and settling time, and the optimum value
of C
COMP
to maximize bandwidth for various amounts of
resistive loading. Because there are so many factors that
go into determining the optimum value of C
COMP
it is
recommended that once a value is selected, the
application circuit be built up and larger and smaller
compensation capacitors be tried to determine the best
value for that particular circuit.
The output load that the CLC533 is driving has an effect
on the harmonic distortion of the device as well as
frequency response. Distortion is minimized with a 500
load. When driving components with a high input
impedance, addition of a load resistor can improve the
performance. If the load is capacitive in nature, it should
be isolated from the CLC533 output via a series resistor.
The recommended series resistor R
s
, for various
capacitive loads C
L
, can be found by referring to the
“Recommended Compensation Cap vs. Load” plot in the
“Typical Performance” section.
Figure 3
Power Supplies and Grounding
In any circuit there are connections between
components that are not desired. Some of the most com-
mon of these are the connections made through the
power supply and grounding network. The goal in laying
out the power and ground network for a mixed mode
circuit is to minimize the impedance from the power pins
to the supply, and minimize the impedance of the ground
network.
To minimize impedance of the ground and power nets,
use the heaviest possible traces and ground planes for
minimizing the DC impedance.
supply impedance at higher frequencies, a 6 to 10
μ
F
capacitor should be placed between supply lines and
ground. At very high frequencies, the inductance in the
traces becomes significant and 0.01 to 0.1
μ
F bypass
capacitors need to be placed as close to each power pin
as is practical. To reduce the negative effects of ground
impedances that will exist, consider the paths that ground
currents must take to get from the various devices on the
circuit card to the power supply. To achieve good system
performance, it is vital that large currents and high-speed
time varying currents like CMOS signals, be kept away
from precision analog components. This can be achieved
through layout of the power and ground nets. Using a
ground plane split between analog and digital sections of
the circuit forces all of the ground current from the digital
circuits to go directly to the power connector without
straying to the analog side of the card.
To further reduce the
Optimizing for Channel-to-Channel Isolation
Although the CLC533 has excellent channel-to-
channel isolation, if there is cross talk between the input
signals
before
they
reach
multiplexer will faithfully pass these corrupted signals
through to its output and dutifully take the blame for poor
the
CLC533,
the
Small Signal Bandwidth (30MHz/div)
50
50
81
130
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC533AJE | High-Speed 4:1 Analog Multiplexer |
| CLC533AMC | RECTIFIER SCHOTTKY SINGLE 1A 40V 40A-ifsm 0.5V-vf 0.5mA-ir DO-41 5K/AMMO |
| CLC5506PCASM | Gain Trim Amplifier (GTA) |
| CLC5506 | Gain Trim Amplifier (GTA) |
| CLC5506IM | Gain Trim Amplifier (GTA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC533 WAF | 制造商:Texas Instruments 功能描述: |
| CLC533A8B | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Speed 4:1 Analog Multiplexer |
| CLC533A8L-2A | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High-Speed 4:1 Analog Multiplexer |
| CLC533AIB | 制造商:Rochester Electronics LLC 功能描述: |
| CLC533AJE | 制造商:Texas Instruments 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。