參數(shù)資料
型號(hào): CLC416AJ
廠商: National Semiconductor Corporation
英文描述: Dual Low-Power, 120MHz Op Amp
中文描述: 雙低功耗,120MHz的運(yùn)算放大器
文件頁(yè)數(shù): 4/6頁(yè)
文件大?。?/td> 167K
代理商: CLC416AJ
CLC416 Typical Performance Characteristics
(V
cc
= ±5V, A
v
= +2, R
f
=348
,
R
L
= 100
; unless specified)
CLC416 OPERATION
Description
The CLC416 is a dual current feedback amplifier with
the following features:
I
Differential gain and phase errors of 0.01%
and 0.03° into a 150
load
I
Low, 3.9mA, supply current per amplifier
The professional video quality differential gain and
phase errors and low power capabilities of the CLC416
make this product a good choice for video applications.
Gain
The non-inverting and inverting gain equations for the
CLC416 are as follows:
Non-inverting Gain:
Inverting Gain:
Where R
f
is the feedback resistor and R
g
is the gain
setting resistor. Figure 1 shows the general non-invert-
ing gain configuration including the recommended
bypass capacitors.
Figure 1: Recommended Non-Inverting Gain Circuit
Feedback Resistor Selection
The feedback resistor, R
f
, determines the loop gain
and frequency response of a current feedback
amplifier. Optimum performance of the CLC416, at a
gain of +2V/V, is achieved with R
f
equal to 348
. The
frequency response plots in the typical performance
section illustrate the recommended R
f
for several
gains. Within limits, R
f
can be adjusted to optimize the
frequency response.
I
Decrease R
f
to peak frequency response and
extend bandwidth
I
Increase R
f
to roll off frequency response and
reduce bandwidth
As a rule of thumb, if the recommended R
f
is doubled,
the bandwidth will be cut in half.
Channel Matching
Channel matching and crosstalk efficiency are largely
dependent on board layout. The layout of National’s
dual amplifier evaluation boards are designed to produce
optimum channel matching and isolation.
channel matching for the CLC416 is shown in Figure 2.
g
Typical
Figure 2: Channel Matching
The CLC416’s channel-to-channel isolation is better
than 70dB for input frequencies of 4MHz. Input
referred crosstalk vs. frequency is illustrated in Figure 3.
Typical DC Errors vs. Temperature
O
Temperature (
°
C)
6
5
4
1
-50
0
100
3
2
I
BN
B
μ
A
1
0
-1
-2
-3
50
I
BI
V
IO
Equivalent Input Noise
N
H
Frequency (Hz)
100
10
1
1k
100
10k
100k
1M
10M
N
H
100
10
1
Inverting Current = 12pA/
Hz
Voltage = 5nV/
Hz
Non-Inverting Current = 3pA/
Hz
Power Derating Curves
P
Ambient Temperature (
°
C)
0.8
1.0
0.6
0
0
20
40
60
80
100
120
140
160
180
0.4
0.2
AJE
AJP
1
R
R
f
g
+
R
R
f
g
+
CLC416
-
R
f
0.1
μ
F
6.8
μ
F
V
o
V
in
+V
cc
0.1
μ
F
6.8
μ
F
-V
cc
R
L
R
g
R
in
M
Frequency (MHz)
1
10
100
A
= +2
R
L
= 100
V
o
= 2V
pp
P
-450
-360
-270
-180
-90
0
Channel B
Channel B
Channel A
Channel A
http://www.national.com
4
相關(guān)PDF資料
PDF描述
CLC417 Dual Low-Power, Programmable Gain Buffer
CLC417AJE Dual Low-Power, Programmable Gain Buffer
CLC417AJP Dual Low-Power, Programmable Gain Buffer
CLC418 Dual High-Speed, Low-Power Line Driver
CLC418AJ Dual High-Speed, Low-Power Line Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CLC416AJE 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:IC-SM-DUAL 110MHZ OP-AMP
CLC416AJP 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:IC-DUAL 110MHZ OP-AMP
CLC417 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Dual Low-Power, Programmable Gain Buffer
CLC417AJE 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Dual Low-Power, Programmable Gain Buffer
CLC417AJP 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Dual Low-Power, Programmable Gain Buffer