- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379895 > CLC406 (National Semiconductor Corporation) Wideband, Low Power Monolithic Op Amp(寬帶低功耗單片運(yùn)算放大器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CLC406 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Wideband, Low Power Monolithic Op Amp(寬帶低功耗單片運(yùn)算放大器) |
| 中文描述： | 寬帶，低功耗單片運(yùn)算放大器（寬帶低功耗單片運(yùn)算放大器） |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大?。?/td> | 292K |
| 代理商： | CLC406 |
Application Division
Feedback Resistor
The CLC406 achieves its exceptional AC performance while
requiring very low quiescent power by using the current
feedback topology and an internal slew rate enhancement
circuit. The loop gain and frequency response for a current
feedback op amp is predominantly set by the feedback
resistor value. The CLC406 is optimized for a gain of +6 to
use a 500
feedback resistor (
for maximally flat response
at a gain of +2, use R
= 1k
).
Using lower values can lead
to excessive ringing in the pulse response while a higher
value will limit the bandwidth. Application Note OA-13 pro-
vides a more detailed discussion of choosing a feedback
resistor. A plot found within the CLC415 data sheet entitled
“Recommended R
vs. Gain” is also applicable to the
CLC406. The values of R
found on this plot will optimize the
performance of the CLC406 over its
±
1 to
±
10 gain range.
The CLC406, like all current feedback op amps, can be
operated at higher than recommended gains with an ex-
pected reduction in bandwidth.
Slew Rate and Harmonic Distortion
The current feedback topology yields an inherently high slew
rate amplifier. For this reason the CLC406 shows little differ-
ence in bandwidth between 2V
and 5V
outputs. The
dominant slew rate limiting mechanism is the unity gain
buffer used internally from the non-inverting to the inverting
inputs. Using a slew enhancement circuit to sense the onset
of slew limiting, the buffer stage momentarily increases the
quiescent current to handle high slew requirements. Slew
rates will decrease when operating the CLC406 at lower
non-inverting gains due to the increasing signal swing
through the buffer stage which is necessary to maintain a
fixed desired output swing. Conversely, slew rates are gen-
DS012747-13
FIGURE 1. Recommended Non-Inverting Gain Circuit
DS012747-14
FIGURE 2. Recommended Inverting Gain Circuit
C
www.national.com
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC407 | Low-Cost, Low-Power Programmable Gain Buffer with Disable |
| CLC407AJ | Low-Cost, Low-Power Programmable Gain Buffer with Disable |
| CLC407AJE | IC-SM-PROG GAIN BUFFER |
| CLC407AJP | IC-PROG GAIN BUFFER |
| CLC408 | Comlinear CLC408 High-Speed, Low-Power Line Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC406A8B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Feedback Operational Amplifier |
| CLC406AIB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Feedback Operational Amplifier |
| CLC406AID | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Feedback Operational Amplifier |
| CLC406AJE | 制造商:Rochester Electronics LLC 功能描述: |
| CLC406AJM5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。