- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379893 > CLC016ACQ (NATIONAL SEMICONDUCTOR CORP) Data Retiming PLL with Automatic Rate Selection PDF資料下載
參數(shù)資料
| 型號： | CLC016ACQ |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Data Retiming PLL with Automatic Rate Selection |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 8/20頁 |
| 文件大小： | 422K |
| 代理商： | CLC016ACQ |
Product Description
(Continued)
Pin Definitions
Name
DDI, DDI
Pin #
5, 6
Description
Differential (ECL, PECL) data
inputs.
Differential collector (ECL,
PECL compatible) clock outputs
Differential collector (ECL,
PECL compatible) retimed data
outputs
Bi-directional (TTL, CMOS)
VCO data rate bus. See Table 3
for state table.
VCO rate configuration resistors
(n = 0, 1, 2, 3).
Return for R
n
Loop unlock output (TTL,
CMOS) indicator. High when
loop is unlocked or
harmonic-locked.
Carrier detector (TTL, CMOS)
output. Low when no signal is
present.
Output mute (TTL, CMOS)
control. Connect to CD to latch
outputs when no signal is
present.
Auto- or manual-rate mode
control (TTL, CMOS) input.
Assert high for auto-rate mode.
ARS oscillator enable and rate
latch enable (TTL, CMOS)
input. Connect to SER (see
diagrams) for auto-rate mode.
External capacitor connections
for controlling the rate of the
ARS search.
VCO control lines. Loop filter
connects across these and FD.
Frequency detector output. C
Z
must connect from FD to V
C
.
Positive supply pins (ground or
+5V).
Negative supply pins (5.2V or
ground).
SCO,
SCO
SDO,
SDO
23, 22
25, 24
RDO,
RD1
20, 21
R
n
13, 14,
15, 17
18
4
RTN
SER
CD
19
MUTE
28
AUTO
16
ACQ/WR
8
C
ARS
2
V
C
, V
C
12, 9
FD
10
V
CC
7, 26
V
EE
1, 3, 11,
27
Operation Description
The CLC016 Data Retiming PLL, Figure 3 has three main
functions: Frequency Detector (FD), Phase-Locked Loop
(PLL) and Auto-Rate Select (ARS).
The Frequency Detector detects the frequency difference
between the input data rate and the VCO frequency, and
forces a rapid change in VCO frequency to minimize that dif-
ference. As the frequency difference approaches zero, the
PLL acquires phase lock and the Frequency Detector be-
comes inactive. In Auto-Rate Select mode, the Frequency
Detector requests the ARS function to search for a new data
rate.
The PLL consists of a Voltage Controlled Oscillator (VCO), a
Phase Detector (PD), and an external Loop Filter (LF). The
PLL recovers a low-jitter clock for data retiming. The data is
re-synchronized (retimed) at the Data Latch. The data and
clock are buffered outputs.
TheARS block has two modes of operation:Auto-Rate Mode
(ARM) and Manual-Rate Mode (MRM). Once the ARS func-
tion is activated (ARM), it sequences through the user-
selected data rates until phase lock is achieved. The user
has control over the rate at which ARS steps through the
data rates (see
Auto-Rate Selection
section).
The Carrier Detect (CD) block detects the presence of input
data and is an input to the ARS block. When CD is con-
nected to MUTE and no data is present, the clock and data
outputs are latched.
DS100087-15
FIGURE 3. Functional Block Diagram
www.national.com
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC016AJQ | Data Retiming PLL with Automatic Rate Selection |
| CLC016 | Data Retiming PLL with Automatic Rate Selection(帶自動速率選擇的數(shù)據(jù)重定時PLL) |
| CLC018AJVJQ | Circular Connector; No. of Contacts:41; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:20; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:20-41 RoHS Compliant: No |
| CLC018 | 8 x 8 Digital Crosspoint Switch, 1.4 Gbps(8 x 8數(shù)字交點(diǎn)開關(guān)，1.4 Gbps) |
| CLC020BCQ | SMPTE 259M Digital Video Serializer with Integrated Cable Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC016ACQ/NOPB | 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| CLC016AJQ | 制造商:Texas Instruments 功能描述:Data Retiming PLL w/Auto Rate,CLC016AJQ |
| CLC016AJQ | 制造商:Texas Instruments 功能描述:IC DATA RETIMING PLL SMD PLCC28 |
| CLC016AJQ/NOPB | 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| CLC016AJQ-TR13/NOPB | 功能描述:IC DATA RETIMING PLL 28-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。