![](http://datasheet.mmic.net.cn/380000/CL7192SQI160-10_datasheet_16752040/CL7192SQI160-10_13.png)
CL7192E and CL7192S Laser Processed Logic Devices
Page 13
Parameter
Conditions
Min
Max
Min
Max
Unit
t
iN
Input pad and buffer delay
2.0
3.0
ns
t
IO
I/O input pad and buffer delay
2.0
3.0
ns
t
FIN
Fast input delay
2.0
4.0
ns
t
SEXP
Shared expander delay
8.0
9.0
ns
t
PEXP
Parallel expander delay
1.0
2.0
ns
t
LAD
Logic array delay
6.0
8.0
ns
t
LAC
Logic control array delay
6.0
8.0
ns
t
IOE
Internal output enable delay
3.0
4.0
ns
Output buffer and pad delay
Slow slew rate = off, V
CCIO
= 5.0 V
Output buffer and pad delay
Slow slew rate = off, V
CCIO
= 3.3 V
Output buffer and pad delay
Slow slew rate = on,
V
CCIO
= 5.0 V or 3.3 V
Output buffer enable delay
Slow slew rate = off, V
CCIO
= 5.0 V
Output buffer enable delay
Slow slew rate = off, V
CCIO
= 3.3 V
Output buffer enable delay
Slow slew rate = on,
V
CCIO
= 5.0 V or 3.3 V
t
XZ
Output buffer disable delay
C
L
= 5 pF
[3]
6.0
10.0
ns
t
SU
Register setup time
4.0
4.0
ns
t
H
Register hold time
4.0
5.0
ns
t
FSU
Register setup time of fast input
2.0
4.0
ns
t
FH
Register hold time of fast input
1.0
3.0
ns
t
RD
Register delay
1.0
1.0
ns
t
COMB
Combinatorial delay
1.0
1.0
ns
t
IC
Array clock delay
6.0
8.0
ns
t
EN
Register enable time
6.0
8.0
ns
t
GLOB
Global control delay
1.0
3.0
ns
t
PRE
Register preset time
4.0
4.0
ns
t
CLR
Register clear time
4.0
4.0
ns
t
LIA
LIA delay
2.0
3.0
ns
Speed: -15
Speed: -20
Symbol
7K tbl 07D3
t
OD1
C
L
= 35 pF
4.0
5.0
ns
t
OD2
C
L
= 35 pF
5.0
6.0
ns
9.0
ns
t
OD3
C
L
= 35 pF
t
ZX1
C
L
= 35 pF
7.0
6.0
10.0
ns
11.0
ns
t
ZX2
C
L
= 35 pF
t
ZX3
C
L
= 35 pF
ns
7.0
10.0
14.0
AC Electrical Specifications cont.
Internal Timing Parameters
[4]