- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379858 > CDP68HC68P1E (INTERSIL CORP) CMOS Serial 8-Bit Input/Output Port PDF資料下載
參數(shù)資料
| 型號： | CDP68HC68P1E |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS Serial 8-Bit Input/Output Port |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDIP16 |
| 封裝： | PLASTIC, MS-001BB, DIP-16 |
| 文件頁數(shù)： | 18/24頁 |
| 文件大小： | 139K |
| 代理商： | CDP68HC68P1E |
18
NOTE: Example of a system in which the power is controlled by an external source. The LINE input pin can sense when the switch opens by use
of the POWER-SENSE INTERRUPT. The CDP68HC68T1 crystal drives the clock input to the CPU using the CLK OUT pin. On power down when
V
SYS
< V
BATT
+ 0.7V. V
BATT
will power the CDP68HC68T1. A threshold detect activates a P-Channel switch, connecting V
BATT
to V
DD
. V
BATT
always supplies power to the oscillator, keeping voltage frequency variation to a minimum.
FIGURE 17. EXTERNALLY CONTROLLED POWER SYSTEM DIAGRAM
A Procedure for Power-Down Operation might consist of the following:
1. Set power sense operation by writing bit 5 high in the Interrupt Control Register.
2. When an interrupt occurs, the CPU reads the Status Register to determine the interrupt source.
3. Sensing a power failure, the CPU does the necessary housekeeping to prepare for shutdown.
4. The CPU reads the Status Register again after several milliseconds to determine validity of power failure.
5. The CPU sets power-down bit 6 and disables all interrupts in the Interrupt Control Register when power down is verified. This
causes the CPU reset and clock out to be held low and disconnects the serial interface.
6. When power returns and V
SYS
rises above V
BATT
, power down is terminated. The CPU reset is released and serial communi-
cation is established.
System Diagrams
(Continued)
POR
V
SYS
V
DD
LINE
CDP68HC68T1
CE
CPUR
MISO
MOSI
SCK
V
BATT
CLK OUT
INT
V
DD
CDP68HC05C8B
PORT (e.g., PCO)
MISO
MOSI
SCK
RESET
OSC 1
IRQ
BRIDGE
GENERATOR
AC
LINE
V
DD
V
DD
CDP68HC68T1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP68HC68P1M | CMOS Serial 8-Bit Input/Output Port |
| CDP68HC68S1E | Serial Multiplexed Bus Interface |
| CDP68HC68S1M | Serial Multiplexed Bus Interface |
| CDRH104RNP-270NB | POWER INDUCTORS (SMD Type) |
| CDRH104RNP-270NC | POWER INDUCTORS (SMD Type) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP68HC68P1M | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial 8-Bit Input/Output Port |
| CDP68HC68P2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| CDP68HC68P2Z | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Octal Peripheral Driver |
| CDP68HC68R1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| CDP68HC68R1 WAF | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。