• <menuitem id="u2mqx"></menuitem>
  • <big id="u2mqx"></big>
    <dd id="u2mqx"><tr id="u2mqx"></tr></dd>
    <form id="u2mqx"></form>
  • <big id="u2mqx"></big>
  • <strike id="u2mqx"><small id="u2mqx"><abbr id="u2mqx"></abbr></small></strike>
  • 參數(shù)資料
    型號: CDP1877
    廠商: Intersil Corporation
    英文描述: Programmable Interrupt Controller (PIC)(可編程中斷控制器)
    中文描述: 可編程中斷控制器(PIC)(可編程中斷控制器)
    文件頁數(shù): 5/10頁
    文件大?。?/td> 45K
    代理商: CDP1877
    4-86
    The Low Order Vector Address will be set according to the table below:
    Mask Register
    A ”1” written into any location in this write only register will
    mask the corresponding interrupt request line. All interrupt
    inputs (except CASCADE) are maskable.
    Status Register
    In this read only register a “1” will be present in the
    corresponding bit location for every masked or unmasked
    pending interrupt.
    Polling Register
    This read only register provides the low order vector address
    and is used to identify the source of interrupt if a polling
    technique, rather than interrupt servicing, is used.
    RESPONSE TO INTERRUPT (AFTER S3 CYCLE)
    The PIC’s response to interrogation by the CPU is always 3
    bytes long, placed on the data bus in consecutive bytes in
    the following format:
    First (Instruction) Byte:
    LONG BRANCH INSTRUCTION - CO (Hex)
    INTERVAL SELECTED NO. OF BYTES
    LOW ADDRESS BITS
    BIT B7
    BIT B6
    BIT B5
    BIT B4
    2
    SETS A7
    SETS A6
    SETS A5
    SET A4
    4
    SETS A7
    SETS A6
    SETS A5
    X
    8
    SETS A7
    SETS A6
    X
    X
    16
    SETS A7
    X
    X
    X
    NOTES:
    1. X = Don’t Care
    2. All Don’t Care addresses and addresses A0-A3 are determined by interrupt request.
    BUS 7
    BUS 0
    MASK REGISTER BITS
    M4
    WRITE ONLY
    M7
    M6
    M5
    M3
    M2
    M1
    M0
    BUS 7
    BUS 0
    STATUS REGISTER BITS
    S4
    READ ONLY
    S7
    S6
    S5
    S3
    S2
    S1
    S0
    BUS 7
    BUS 0
    POLLING REGISTER BITS
    P4
    READ ONLY
    P7
    P6
    P5
    P3
    P2
    P1
    P0
    BUS 7
    BUS 0
    1
    1
    0
    0
    0
    0
    0
    0
    CDP1877, CDP1877C
    相關(guān)PDF資料
    PDF描述
    CDP1877C Programmable Interrupt Controller (PIC)(可編程中斷控制器)
    CDP1877CE Programmable Interrupt Controller (PIC)
    CDP1877E Programmable Interrupt Controller (PIC)
    CDP1878CD CMOS Dual Counter-Timer
    CDP1878C CMOS Dual Counter-Timer(CMOS 雙路計(jì)時器/定時器)
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    CDP1877C 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Interrupt Controller (PIC)
    CDP1877CD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
    CDP1877CE 制造商:Harris Corporation 功能描述:
    CDP1877CE WAF 制造商:Harris Corporation 功能描述:
    CDP1877D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC