- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379857 > CDP1855D (INTERSIL CORP) 8-Bit Programmable Multiply/Divide Unit PDF資料下載
參數(shù)資料
| 型號： | CDP1855D |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字信號處理外設 |
| 英文描述： | 8-Bit Programmable Multiply/Divide Unit |
| 中文描述： | 8-BIT, DSP-MULTIPLIER, CDIP28 |
| 封裝： | HERMETIC SEALED, SIDE BRAZED, CERAMIC, DIP-28 |
| 文件頁數(shù)： | 14/15頁 |
| 文件大?。?/td> | 85K |
| 代理商： | CDP1855D |
4-60
Strobe to Data Access
t
SA
5
50
200
300
50
200
300
ns
10
25
100
150
-
-
-
ns
Minimum Strobe Width
t
SW
5
-
150
225
-
150
225
ns
10
-
75
115
-
-
-
ns
NOTES:
1. Maximum limits of minimum characteristics are the values above which all devices function.
2. Typical values are for T
A
= 25
o
C and nominal voltages.
Dynamic Electrical Specifications
At T
A
= -40 to +85
o
C, V
DD
±
5%, t
R
, t
F
= 20ns, V
IH
= 0.7V
DD
, V
IL
= 0.3V
DD
,
C
L
= 100pF (See Figure 9)
(Continued)
(NOTE 1)
PARAMETER
V
DD
(V)
LIMITS
UNITS
CDP1855
CDP1855C
MIN
(NOTE 2)
TYP
MAX
MIN
(NOTE 2)
TYP
MAX
Timing Diagrams
FIGURE 7. OPERATION TIMING DIAGRAM
FIGURE 8. WRITE TIMING DIAGRAM
t
CLOCK
C.O., Y
L
, Y
R
, Z
L
, Z
R
OUT
SHIFT
CLK
(PRESCALER OFF)
C
IN
, Y
L
, Y
R
, Z
L
, Z
R
IN
t
CLK 1
t
CLK 0
1
2
9
1
2
9
t
CSH
t
PLH
, t
PHL
t
SU
t
H
t
DH
D
IN
RA0-2
STB
RD/WE
CE
CLEAR
t
AH
t
ASU
t
DSU
* t
WW
t
CLR
* WRITE IS OVERLAP OF CE = 1, RD/WE = 0, AND STB = 1.
CDP1855, CDP1855C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1855E | 8-Bit Programmable Multiply/Divide Unit |
| CDP1857 | 4-Bit Bus Buffer/Separator |
| CDP1857C | 4-Bit Bus Buffer/Separator |
| CDP1857CD | 4-Bit Bus Buffer/Separator |
| CDP1857CE | 4-Bit Bus Buffer/Separator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1855DX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CDP1855E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CDP1856CDX | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CDP1857 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4-Bit Bus Buffer/Separator |
| CDP1857C | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:4-Bit Bus Buffer/Separator |
發(fā)布緊急采購，3分鐘左右您將得到回復。