- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379856 > CDP1852CE (HARRIS SEMICONDUCTOR) Byte-Wide Input/Output Port PDF資料下載
參數(shù)資料
| 型號(hào)： | CDP1852CE |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | Byte-Wide Input/Output Port |
| 中文描述： | 8 I/O, PIA-GENERAL PURPOSE, PDIP24 |
| 文件頁(yè)數(shù)： | 7/7頁(yè) |
| 文件大?。?/td> | 218K |
| 代理商： | CDP1852CE |
7
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
NOTES:
1. CS1
CS2 is the overlap of the CS1 = 0 and CS2 = 1.
2. Write is the overlap of CS1
CS2 and clock.
MODE = 1 TRUTH TABLE
SERVICE REQUEST
TRUTH TABLE
CLOCK
CS1
CS2
(NOTE 1
)
CLEAR
DATA OUT EQUALS
0
X
0
0
CS1
or
CS2
Clock
(CS1
CS2)
or
CLEAR = 0
0
X
1
Data Latch
X
0
1
Data Latch
1
1
X
Data In
SR = 1
SR = 0
NOTE:
1. CS1
CS2 = CS1 = 0, CS2 = 1
FIGURE 4. MODE = 1 OUTPUT PORT TIMING WAVEFORMS AND TRUTH TABLES
CS1
CS2
CLOCK
DATA IN
DATA OUT
SR
CLEAR
t
SH
t
CSR
(NOTE 1)
t
RDO
t
RSR
t
CLR
t
WDO
t
DDO
t
DS
t
DH
t
WW
t
SSR
t
CLK
(NOTE 2)
CDP1852/3, CDP1852C/3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1852D | Byte-Wide Input/Output Port |
| CDP1852E | Byte-Wide Input/Output Port |
| CDP1852D3 | High-Reliability Byte-Wide Input/Output Port |
| CDP1852CD3 | High-Reliability Byte-Wide Input/Output Port |
| CDP1852 | parallel, 8-bit, mode-pro-grammable input/output ports.(并行8位可編程模式I/O端口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1852D | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Byte-Wide Input/Output Port |
| CDP1852D/B | 制造商:Rochester Electronics LLC 功能描述: |
| CDP1852D3 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:High-Reliability Byte-Wide Input/Output Port |
| CDP1852E | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| CDP1853 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:N-Bit 1 of 8 Decoder |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。