參數(shù)資料
型號(hào)： CDC922DLR
英文描述： CPU System Clock Generator
中文描述： CPU系統(tǒng)時(shí)鐘發(fā)生器
文件頁(yè)數(shù)： 11/17頁(yè)
文件大?。?/td> 292K
代理商： CDC922DLR
CDC922
133-MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS
WITH 3-STATE OUTPUTS
SCAS634 –JULY 28, 1999
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
switching characteristics, V
DD
= 2.375 V to 2.625 V, T
A
= 0
°
C to 85
°
C (continued)
APIC
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ten1
tdis1
tc
Output enable time
SEL133/100
APIC
f(APIC) = 16.67 MHz
f(APIC) = 16.67 MHz
f(APIC) = 16.67 MHz
f(CPU) = 100 or 133 MHz
f(APIC) = 16.67 MHz
f(APIC) = 16.67 MHz
6
10
ns
Output disable time
APIC clock period
SEL133/100
APIC
8
10
ns
60
60.24
60.6
ns
Cycle to cycle jitter
400
ps
Duty cycle
45
55
%
tsk(p)
APIC pulse skew
3
ns
t(off)
APIC clock to CPU clock offset,
rising edge
Pulse duration width, high
APIC
CPUx
–1.5
–4
ns
tw1
tw2
tr
tf
The average over any 1-
μ
s period of time is greater than the minimum specified period.
f(APIC) = 16.67 MHz
f(APIC) = 16.67 MHz
VO = 0.4 V to 2 V
VO = 0.4 V to 2 V
25.5
28
ns
Pulse duration width, low
25.3
29.2
ns
Rise time
0.4
1.6
2.1
ns
Fall time
0.4
1.2
1.7
ns
switching characteristics, V
DD
= 3.135 V to 3.465 V, T
A
= 0
°
C to 85
°
C
3V66
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ten1
tdis1
tc
Output enable time
SEL133/100
3V66x
f(3V66) = 66 MHz
f(3V66) = 66 MHz
f(3V66) = 66 MHz
f(CPU) = 100 or 133 MHz
f(3V66) = 66 MHz
f(3V66) = 66 MHz
f(3V66) = 66 MHz
6
10
ns
Output disable time
3V66 clock period
SEL133/100
3V66x
8
10
ns
15
15.06
15.3
ns
Cycle to cycle jitter
400
ps
Duty cycle
45
55
%
tsk(o)
tsk(p)
t(off)
t(off)
tw1
tw2
tr
tf
The average over any 1-
μ
s period of time is greater than the minimum specified period.
3V66 bus skew
3V66x
3V66x
50
150
ps
3V66 pulse skew
3V66n
3V66n
2.6
ns
3V66 clock to CPU clock offset
3V66x
CPUx
0
–0.75
–1.5
ns
3V66 clock to PCI clock offset, rising edge
1.2
2.1
3
ns
Pulse duration width, high
f(3V66) = 66 MHz
f(3V66) = 66 MHz
VO = 0.4 V to 2 V
VO = 0.4 V to 2 V
5.2
ns
Pulse duration width, low
5
ns
Rise time
0.5
1.5
2
ns
Fall time
0.5
1.5
2
ns
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料
PDF描述
CDC930 133-MHz Differential Clk Synthesizer/Drvr for PC Motherboards W/ 3-State Output
CDC930DL CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC
CDD1933 TRANSISTOR | BJT | DARLINGTON | NPN | 80V V(BR)CEO | 4A I(C) | SOT-32
CDD2061D TRANSISTOR | BJT | NPN | 60V V(BR)CEO | 3A I(C) | TO-220AB
CDD2061E TRANSISTOR | BJT | NPN | 60V V(BR)CEO | 3A I(C) | TO-220AB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDC924 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIRECT RAMBUSE CLOCK GENERATOR
CDC924DL 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 133MHz Clk Synth RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CDC924DLG4 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 133MHz Clk Synth RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CDC924DLR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PC Motherboard 133- MHz Clock Synth RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CDC924DLRG4 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PC Motherboard 133- MHz Clock Synth RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*