參數(shù)資料
型號: CDC303
廠商: Texas Instruments, Inc.
英文描述: "1-To-8
中文描述: 具有預設和清零功能的 1 到 8 除 2 時鐘驅動器
文件頁數(shù): 5/6頁
文件大?。?/td> 117K
代理商: CDC303
CDC303
OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER
SCAS323A – JULY 1990 – REVISED NOVEMBER 1995
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
CLK
Q1
CLR, PRE
1
0
tPHL1
tPHL2
tPHL3
tPHL4
tPHL5
tPHL6
tPLH1
tPLH2
tPLH3
tPLH4
tPLH5
tPLH6
tPHL7
tPLH7
tPHL8
tPLH8
Q2
Q3
Q4
Q5
Q6
Q7
Q8
NOTES: A. tsk(o), CLK to Q, is calculated as the greater of:
– The difference between the fastest and slowest of tPLHn ( n = 1, 2, 3, 4, 5, 6)
– The difference between the fastest and slowest of tPHLn ( n = 1, 2, 3, 4, 5, 6)
B. tsk(o), CLK to Q, is calculated as the greater of: | tPLH7 – tPLH8 | and | tPHL7 – tPHL8 |.
C. tsk(o), CLK to Q and Q, is calculated as the greater of:
– The difference between the fastest and slowest of tPLHn ( n = 1, 2, 3, 4, 5, 6), tPHL7, and tPHL8
– The difference between the fastest and slowest of tPHLn ( n = 1, 2, 3, 4, 5, 6), tPLH7, and tPLH8
D. tsk(p) is calculated as the greater of | tPLHn – tPHLn | ( n = 1, 2, 3, . . ., 8 ).
Figure 2. Waveforms for Calculation of t
sk(o)
and t
sk(p)
相關PDF資料
PDF描述
CDC3244 3.3-V ABT Octal Clock Driver with 3 State Output(3.3VABT八時鐘驅動器(三態(tài)輸出))
CDC328ADB ECONOLINE: RSZ/P - 1kVDC
CDC330 Clock Driver with 3 state Output(時鐘驅動器(三態(tài)輸出))
CDC338 Phase-lock Loop Clock Driver with 3 state Output(鎖相環(huán)時鐘驅動器(三態(tài)輸出))
CDC339DWR Eight Distributed-Output Clock Driver
相關代理商/技術參數(shù)
參數(shù)描述
CDC303D 功能描述:時鐘驅動器及分配 1-8,Divide-By-2 Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
CDC303DG4 功能描述:時鐘驅動器及分配 1-8,Divide-By-2 Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
CDC303DR 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
CDC303NS 制造商:Rochester Electronics LLC 功能描述:- Bulk
CDC303NSR 制造商:Rochester Electronics LLC 功能描述:- Bulk